

CSE1003 LAB-2


BY ASHUTOSH ARDU

REGISTRATION NO. 20BRS1262


NAND GATES AS NOT




OUTPUT




NAND GATES TO AND GATE




OUTPUT




NAND GATES AS OR GATES




OUTPUT




NAND GATES AS XOR GATES



OUTPUT



NAND GATES AS NOR GATE



OUTPUT

