


---

# *CSE1003-LAB*

---


## AND GATE

## DIAGRAM




## OUTPUT






NOT GATE


DIAGRAM




## OUTPUT



# OR GATE




# OUTPUT




# NAND GATE

## DIAGRAM




## OUTPUT




NOR GATE

DIAGRAM




## OUTPUT



# XOR GATE

## DIAGRAM



## OUTPUT



