RISC Design

Single Cycle Implementation

Virendra Singh

Associate Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

http://www.ee.iitb.ac.in/~viren/

E-mail: viren@ee.iitb.ac.in

EE-739: Processor Design





Overview of DLX ISA

- ❖ simple instructions, all 32 bits wide
- very structured, no unnecessary baggage
- only three instruction formats

R	op	rs1	rs2	rd	funct
I	op	rs1	rd	16 b	it address/data
J	op		26 b	it addre	ess

rely on compiler to achieve performance





Instruction Set

Register-Register Instructions

	Opcode	Rs1	Rs2	Rd		func
0	5	10	15	20	25	31

Arithmetic and Logical Instruction

ADD Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1] + Reg[Rs2]

SUB Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1] - Reg[Rs2]

AND Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1] and Reg[Rs2]

OR Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1] or Reg[Rs2]

XOR Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1] xor Reg[Rs2]

•SUB Rd, Rs1, Rs2 Regs[Rd] <= Reg[Rs1]-Reg[Rs2]





ADD Rd, Rs1, Rs2	Rd ← Rs1 + Rs2	R	000_000
	(overflow – exception)		000_100
SUB Rd, Rs1, Rs2	Rd ← Rs1 - Rs2	R	000_000
	(overflow – exception)		000_110
AND Rd, Rs1, Rs2	Rd ← Rs1 and Rs2	R	000_000/ 001_000
OR Rd, Rs1, Rs2	Rd ← Rs1 or Rs2	R	000_000/ 001_001
XOR Rd, Rs1, Rs2	Rd ← Rs1 xor Rs2	R	000_000/ 001_010
SLL Rd, Rs1, Rs2	Rd ← Rs1 << Rs2 (logical)	R	000_000
	(5 lsb of Rs2 are significant)		001_100
SRL Rd, Rs1, Rs2	Rd ← Rs1 >> Rs2 (logical)	R	000_000
	(5 lsb of Rs2 are significant)		001_110
SRA Rd, Rs1, Rs2	Rd ← Rs1 >> Rs2 (arithmetic)	R	000_000
	(5 lsb of Rs2 are significant)		001_111





ADDI Rd, Rs1, Imm	Rd ← Rs1 + Imm (sign extended) (overflow – exception)	I	010_100
SUBI Rd, Rs1, Imm	Rd ← Rs1 – Imm (sign extended) (overflow – exception)	Ι	010_110
ANDI Rd, Rs1, Imm	Rd ← Rs1 and Imm (zero extended)	I	011_000
ORI Rd, Rs1, Imm	Rd ← Rs1 or Imm(zero extended)	I	011_001
XORI Rd, Rs1, Imm	Rd ← Rs1 xor Imm(zero extended)	I	011_010
SLLI Rd, Rs1, Imm	Rd ← Rs1 << Imm (logical) (5 lsb of Imm are significant)	Ι	011_100
SRLI Rd, Rs1, Imm	Rd ← Rs1 >> Imm (logical) (5 lsb of Imm are significant)	I	011_110
SRAI Rd, Rs1, Imm	Rd ← Rs1 >> Imm (arithmetic) (5 lsb of Imm are significant)	I	011_111





LHI Rd, Imm	$Rd(0:15) \leftarrow Imm$ $Rd(16:32) \leftarrow hex0000$	I	011_011
	(Imm: 16 bit immediate)		
NOP	Do nothing	R	000_000
			000_000





SEQ Rd, Rs1, Rs2	Rs1 = Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 010_000
SNE Rd, Rs1, Rs2	Rs1 /= Rs2: Rd ← hex0000_0001 else: Rd ← hex0000_0000	R	000_000 010_010
SLT Rd, Rs1, Rs2	Rs1 < Rs2: Rd ← hex0000_0001 else: Rd ← hex0000_0000	R	000_000 010_100
SLE Rd, Rs1, Rs2	Rs1 <= Rs2: Rd ← hex0000_0001 else: Rd ← hex0000_0000	R	000_000 010_110
SGT Rd, Rs1, Rs2	Rs1 > Rs2: Rd ← hex0000_0001 else: Rd ← hex0000_0000	R	000_000 011_000
SGE Rd, Rs1, Rs2	Rs1 >= Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 011_010





SEQI Rd, Rs1, Imm	Rs1 = Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000 (Imm: Sign extended 16 bit immediate)	I	100_000
SNEI Rd, Rs1, Imm	Rs1 /= Imm : Rd ← hex0000_0001 else: Rd ← hex0000_0000	I	100_010
SLTI Rd, Rs1, Imm	Rs1 < Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	100_100
SLEI Rd, Rs1, Imm	Rs1 <= Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	100_110
SGTI Rd, Rs1, Imm	Rs1 > Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	101_000
SGEI Rd, Rs1, Imm	Rs1 >= Imm : Rd ← hex0000_0001 else: Rd ← hex0000_0000	I	101_010





BEQZ Rs, Label	Rs = 0: PC \leftarrow PC+4+Label Rs /= 0: PC \leftarrow PC+4	I	010_000
	(Label: Sign extended16 bit immediate)		
BNEZ Rs, Label	Rs /= 0: PC \leftarrow PC+4+Label Rs = 0: PC \leftarrow PC+4	Ι	010_001
J Label	$PC \leftarrow PC + 4 + sign_extd(imm26)$	J	001_100
JAL Label	R31 ← PC + 4	J	001_100
	PC ← PC+ 4 + sign_extd(imm26)		
JAL Label	R31 ← PC + 4	J	001_101
	$PC \leftarrow PC + 4 + sign_extd(imm26)$		
JR Rs	PC ← Rs	I	001_110
JALR Rs	R31 ← PC + 4	I	001_111
	PC ← Rs		





LW Rd, Rs2 (Rs1)	Rd ← M(Rs1 + Rs2) (word aligned address)	R	000_000 100_000
SW Rs2(Rs1), Rd	M(Rs1 + Rs2) ← Rd	R	000_000 101_000
LH Rd, Rs2 (Rs1)	Rd (16:31)← M(Rs1 + Rs2) (Rd sign extended to 32 bit)	R	000_000 100_001
SH Rs2(Rs1), Rd	$M(Rs1 + Rs2) \leftarrow Rd(16:31)$	R	000_000 101_001
LB Rd, Rs2 (Rs1)	Rd (24:31)← M(Rs1 + Rs2) (Rd sign extended to 32 bit)	R	000_000 101_010
SB Rs2(Rs1), Rd	M(Rs1 + Rs2) ← Rd(24:31)	R	000_000 101_010





LWI Rd, Imm (Rs)	Rd ← M(Rs + Imm) (Imm: sign extended 16 bit)	I	000_100
	(word aligned address)		
SWI Imm(Rs), Rd	M(Rs + Imm) ← Rd	I	001_000
LHI Rd, Imm (Rs)	Rd (16:31)← M(Rs + Imm) (Rd sign extended to 32 bit)	I	000_101
SHI Imm(Rs), Rd	$M(Rs1 + Rs2) \leftarrow Rd(16:31)$	I	001_001
LBI Rd, Imm (Rs)	Rd (24:31)← M(Rs + Imm) (Rd sign extended to 32 bit)	I	000_110
SBI Imm(Rs), Rd	$M(Rs + Imm) \leftarrow Rd(24:31)$	I	001_010





Example Instruction Set: MIPS Subset

MIPS Instruction – Subset

- Arithmetic and Logical Instructions
 - > add, sub, or, and, slt
- Memory reference Instructions
 - > Iw, sw
- Branch
 - > beq, j





Overview of MIPS

- ❖ simple instructions, all 32 bits wide
- very structured, no unnecessary baggage
- only three instruction formats

R	ор	rs1	rs2	rd	shmt	funct			
1	ор	rs1	rd	16 bit address/data					
J	ор		26 bit a	ddress					

rely on compiler to achieve performance






Where Does It All Begin?

- In a register called program counter (PC).
- PC contains the memory address of the next instruction to be executed.
- In the beginning, PC contains the address of the memory location where the program begins.






Where is the Program?







How Does It Run?








Datapath and Control

- Datapath: Memory, registers, adders, ALU, and communication buses. Each step (fetch, decode, execute) requires communication (data transfer) paths between memory, registers and ALU.
- Control: Datapath for each step is set up by control signals that set up dataflow directions on communication buses and select ALU and memory functions. Control signals are generated by a control unit consisting of one or more finite-state machines.






Datapath for Instruction Fetch







Register File: A Datapath Component







Multi-Operation ALU

Operation

select ALU function

OOO AND

001 OR

010 Add

110 Subtract

111 Set on less than

Operation select from control

ALU

zero = 1, when all bits of result are 0





zero

overflow

result


R-Type Instructions

- Also known as arithmetic-logical instructions
- add, sub, slt
- Example: add \$t0, \$s1, \$s2
 - Machine instruction word
 000000 10001 10010 01000 00000 100000
 opcode \$s1 \$s2 \$t0 function
 - Read two registers
 - Write one register
 - Opcode and function code go to control unit that generates RegWrite and ALU operation code.





Datapath for R-Type Instruction







Load and Store Instructions

• I-type instructions


```
    lw $t0, 1200 ($t1) # incr. in bytes
    100011 01001 01000 0000 0100 1011 0000
    opcode $t1 $t0 1200
```

sw\$t0, 1200 (\$t1) # incr. in bytes
 101011 01001 01000 0000 0100 1011 0000
 opcode \$t1 \$t0 1200






Datapath for lw Instruction





Datapath for sw Instruction





Branch Instruction (I-Type)

• beq \$s1, \$s2, 25

if
$$$s1 = $s2$$
,

advance

PC through instructions

25

16-bits


000100 10001 10010 0000 0000 0001 1001

Note: Can branch within ± 2¹⁵ words from the current instruction address in PC.





Datapath for beq Instruction







J-Type Instruction

j 2500 # jump to instruction 2,500

000010 0000 0000 0000 0010 0111 0001 00

opcode

2,500

32-bit jump address


0000 0000 0000 0000 0010 0111 0001 0000

bits 28-31 from PC+4






Datapath for Jump Instruction












Control Logic





Control Logic: Truth Table

	Inputs: instr. opcode bits							Outputs: control signals								
Instr type	31	30	29	28	27	26	RegDst	Jump	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALOOp1	ALUOp2
R	0	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0
lw	1	0	0	0	1	1	0	0	1	1	1	1	0	0	0	0
SW	1	0	1	0	1	1	X	0	1	X	0	0	1	0	0	0
beq	0	0	0	1	0	0	X	0	0	X	0	0	0	1	0	1
j	0	0	0	0	1	0	X	1	X	X	X	X	X	X	X	X





How Long Does It Take?

- Assume control logic is fast and does not affect the critical timing. Major time delay components are ALU, memory read/write, and register read/write.
- Arithmetic-type (R-type)

Fetch (memory read)2ns

Register read1ns

ALU operation2ns

Register write1ns

Total6ns





Time for Iw and sw (I-Types)

• ALU (R-type) 6ns

Load word (I-type)

Fetch (memory read)2ns

Register read1ns

ALU operation2ns

Get data (mem. Read)2ns

Register write1ns

Total8ns

Store word (no register write) 7ns





Time for beq (I-Type)

ALU (R-type)6ns

Load word (I-type)8ns

Store word (I-type)7ns

Branch on equal (I-type)

Fetch (memory read)2ns

Register read1ns

ALU operation2ns

Total5ns





Time for Jump (J-Type)

• ALU (R-type) 6ns

Load word (I-type)8ns

Store word (I-type)7ns

Branch on equal (I-type)

Jump (J-type)

Fetch (memory read)2ns

Total





How Fast Can the Clock Be?

- If every instruction is executed in one clock cycle, then:
 - Clock period must be at least 8ns to perform the longest instruction, i.e., lw.
 - This is a single cycle machine (CPI = 1)
 - It is slower because many instructions take less than 8ns but are still allowed that much time.
- Method of speeding up: Use multicycle datapath.





How Fast Can the Clock Be?

- If every instruction is executed in one clock cycle, then:
 - Clock period must be at least 8ns to perform the longest instruction, i.e., lw.
 - This is a single cycle machine.
 - It is slower because many instructions take less than 8ns but are still allowed that much time.
- Method of speeding up: Use multicycle datapath.





38

Thank You



