

RISC Design

Single Cycle Implementation

Virendra Singh

Associate Professor

Computer Architecture and Dependable Systems Lab

Department of Electrical Engineering

Indian Institute of Technology Bombay

<http://www.ee.iitb.ac.in/~viren/>

E-mail: viren@ee.iitb.ac.in

EE-739: Processor Design



Lecture 14 (10 Feb 2015)

CADSL

Overview of DLX ISA

- ❖ simple instructions, all 32 bits wide
- ❖ very structured, no unnecessary baggage
- ❖ only three instruction formats


R	op	rs1	rs2	rd	funct
I	op	rs1	rd	16 bit address/data	
J	op	26 bit address			

- ❖ rely on compiler to achieve performance



Instruction Set

Register-Register Instructions



Arithmetic and Logical Instruction

- ADD Rd, Rs1, Rs2 $\text{Regs}[\text{Rd}] \leftarrow \text{Reg}[\text{Rs1}] + \text{Reg}[\text{Rs2}]$
- SUB Rd, Rs1, Rs2 $\text{Regs}[\text{Rd}] \leftarrow \text{Reg}[\text{Rs1}] - \text{Reg}[\text{Rs2}]$
- AND Rd, Rs1, Rs2 $\text{Regs}[\text{Rd}] \leftarrow \text{Reg}[\text{Rs1}] \text{ and } \text{Reg}[\text{Rs2}]$
- OR Rd, Rs1, Rs2 $\text{Regs}[\text{Rd}] \leftarrow \text{Reg}[\text{Rs1}] \text{ or } \text{Reg}[\text{Rs2}]$
- XOR Rd, Rs1, Rs2 $\text{Regs}[\text{Rd}] \leftarrow \text{Reg}[\text{Rs1}] \text{ xor } \text{Reg}[\text{Rs2}]$
- SUB Rd, Rs1, Rs2 $\text{Regs}[\text{Rd}] \leftarrow \text{Reg}[\text{Rs1}] - \text{Reg}[\text{Rs2}]$



DLX Instruction Set

ADD Rd, Rs1, Rs2	$Rd \leftarrow Rs1 + Rs2$ (overflow – exception)	R	000_000 000_100
SUB Rd, Rs1, Rs2	$Rd \leftarrow Rs1 - Rs2$ (overflow – exception)	R	000_000 000_110
AND Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \text{ and } Rs2$	R	000_000/ 001_000
OR Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \text{ or } Rs2$	R	000_000/ 001_001
XOR Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \text{ xor } Rs2$	R	000_000/ 001_010
SLL Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \ll Rs2$ (logical) (5 lsb of Rs2 are significant)	R	000_000 001_100
SRL Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \gg Rs2$ (logical) (5 lsb of Rs2 are significant)	R	000_000 001_110
SRA Rd, Rs1, Rs2	$Rd \leftarrow Rs1 \gg Rs2$ (arithmetic) (5 lsb of Rs2 are significant)	R	000_000 001_111



DLX Instruction Set

ADDI Rd, Rs1, Imm	$Rd \leftarrow Rs1 + Imm$ (sign extended) (overflow – exception)	I	010_100
SUBI Rd, Rs1, Imm	$Rd \leftarrow Rs1 - Imm$ (sign extended) (overflow – exception)	I	010_110
ANDI Rd, Rs1, Imm	$Rd \leftarrow Rs1 \text{ and } Imm$ (zero extended)	I	011_000
ORI Rd, Rs1, Imm	$Rd \leftarrow Rs1 \text{ or } Imm$ (zero extended)	I	011_001
XORI Rd, Rs1, Imm	$Rd \leftarrow Rs1 \text{ xor } Imm$ (zero extended)	I	011_010
SLLI Rd, Rs1, Imm	$Rd \leftarrow Rs1 \ll Imm$ (logical) (5 lsb of Imm are significant)	I	011_100
SRLI Rd, Rs1, Imm	$Rd \leftarrow Rs1 \gg Imm$ (logical) (5 lsb of Imm are significant)	I	011_110
SRAI Rd, Rs1, Imm	$Rd \leftarrow Rs1 \ggg Imm$ (arithmetic) (5 lsb of Imm are significant)	I	011_111



DLX Instruction Set

LHI Rd, Imm	$Rd(0:15) \leftarrow Imm$ $Rd(16:32) \leftarrow \text{hex}0000$ (Imm: 16 bit immediate)	I	011_011
NOP	Do nothing	R	000_000 000_000



DLX Instruction Set

SEQ Rd, Rs1, Rs2	Rs1 = Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 010_000
SNE Rd, Rs1, Rs2	Rs1 \neq Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 010_010
SLT Rd, Rs1, Rs2	Rs1 < Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 010_100
SLE Rd, Rs1, Rs2	Rs1 \leq Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 010_110
SGT Rd, Rs1, Rs2	Rs1 > Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 011_000
SGE Rd, Rs1, Rs2	Rs1 \geq Rs2: Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	R	000_000 011_010



DLX Instruction Set

SEQI Rd, Rs1, Imm	Rs1 = Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000 (Imm: Sign extended 16 bit immediate)	I	100_000
SNEI Rd, Rs1, Imm	Rs1 \neq Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	100_010
SLTI Rd, Rs1, Imm	Rs1 < Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	100_100
SLEI Rd, Rs1, Imm	Rs1 \leq Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	100_110
SGTI Rd, Rs1, Imm	Rs1 > Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	101_000
SGEI Rd, Rs1, Imm	Rs1 \geq Imm : Rd \leftarrow hex0000_0001 else: Rd \leftarrow hex0000_0000	I	101_010



DLX Instruction Set

BEQZ Rs, Label	Rs = 0: $PC \leftarrow PC+4+Label$ Rs \neq 0: $PC \leftarrow PC+4$ (Label: Sign extended 16 bit immediate)	I	010_000
BNEZ Rs, Label	Rs \neq 0: $PC \leftarrow PC+4+Label$ Rs = 0: $PC \leftarrow PC+4$	I	010_001
J Label	$PC \leftarrow PC + 4 + \text{sign_extd}(\text{imm26})$	J	001_100
JAL Label	R31 $\leftarrow PC + 4$ $PC \leftarrow PC + 4 + \text{sign_extd}(\text{imm26})$	J	001_100
JAL Label	R31 $\leftarrow PC + 4$ $PC \leftarrow PC + 4 + \text{sign_extd}(\text{imm26})$	J	001_101
JR Rs	$PC \leftarrow Rs$	I	001_110
JALR Rs	R31 $\leftarrow PC + 4$ $PC \leftarrow Rs$	I	001_111



DLX Instruction Set

LW Rd, Rs2 (Rs1)	$Rd \leftarrow M(Rs1 + Rs2)$ (word aligned address)	R	000_000 100_000
SW Rs2(Rs1), Rd	$M(Rs1 + Rs2) \leftarrow Rd$	R	000_000 101_000
LH Rd, Rs2 (Rs1)	$Rd(16:31) \leftarrow M(Rs1 + Rs2)$ (Rd sign extended to 32 bit)	R	000_000 100_001
SH Rs2(Rs1), Rd	$M(Rs1 + Rs2) \leftarrow Rd(16:31)$	R	000_000 101_001
LB Rd, Rs2 (Rs1)	$Rd(24:31) \leftarrow M(Rs1 + Rs2)$ (Rd sign extended to 32 bit)	R	000_000 101_010
SB Rs2(Rs1), Rd	$M(Rs1 + Rs2) \leftarrow Rd(24:31)$	R	000_000 101_010



DLX Instruction Set

LWI Rd, Imm (Rs)	$Rd \leftarrow M(Rs + Imm)$ (Imm: sign extended 16 bit) (word aligned address)	I	000_100
SWI Imm(Rs), Rd	$M(Rs + Imm) \leftarrow Rd$	I	001_000
LHI Rd, Imm (Rs)	$Rd(16:31) \leftarrow M(Rs + Imm)$ (Rd sign extended to 32 bit)	I	000_101
SHI Imm(Rs), Rd	$M(Rs1 + Rs2) \leftarrow Rd(16:31)$	I	001_001
LBI Rd, Imm (Rs)	$Rd(24:31) \leftarrow M(Rs + Imm)$ (Rd sign extended to 32 bit)	I	000_110
SBI Imm(Rs), Rd	$M(Rs + Imm) \leftarrow Rd(24:31)$	I	001_010



Example Instruction Set: MIPS Subset

MIPS Instruction – Subset

❖ Arithmetic and Logical Instructions

➤ add, sub, or, and, slt

❖ Memory reference Instructions

➤ lw, sw

❖ Branch

➤ beq, j



Overview of MIPS

- ❖ simple instructions, all 32 bits wide
- ❖ very structured, no unnecessary baggage
- ❖ only three instruction formats

R	op	rs1	rs2	rd	shmt	funct
I	op	rs1	rd	16 bit address/data		
J	op	26 bit address				

- ❖ rely on compiler to achieve performance




Where Does It All Begin?


- In a register called *program counter (PC)*.
- PC contains the memory address of the next instruction to be executed.
- In the beginning, PC contains the address of the memory location where the program begins.



Where is the Program?



How Does It Run?




Datapath and Control


- **Datapath**: Memory, registers, adders, ALU, and communication buses. Each step (fetch, decode, execute) requires communication (data transfer) paths between memory, registers and ALU.
- **Control**: Datapath for each step is set up by control signals that set up dataflow directions on communication buses and select ALU and memory functions. Control signals are generated by a control unit consisting of one or more finite-state machines.



Datapath for Instruction Fetch



Register File: A Datapath Component



Multi-Operation ALU

Operation
select

ALU function

000

AND

001

OR

010


Add

110

Subtract

111

Set on less than



zero = 1, when all bits of result are 0


R-Type Instructions

- Also known as arithmetic-logical instructions
- **add, sub, slt**
- Example: add \$t0, \$s1, \$s2
 - Machine instruction word

000000	10001	10010	01000	00000	100000
opcode	\$s1	\$s2	\$t0		function
 - Read two registers
 - Write one register
 - Opcode and function code go to control unit that generates RegWrite and ALU operation code.



Datapath for R-Type Instruction



Load and Store Instructions

- I-type instructions
- lw \$t0, 1200 (\$t1) # incr. in bytes

100011 01001 01000 0000 0100 1011 0000

opcode \$t1 \$t0 1200

- sw \$t0, 1200 (\$t1) # incr. in bytes


101011 01001 01000 0000 0100 1011 0000

opcode \$t1 \$t0 1200




Datapath for lw Instruction

100011 01001 01000 0000 0100 1011 0000
opcode \$t1 \$t0 1200



Datapath for sw Instruction

101011 01001 01000 0000 0100 1011 0000
opcode \$t1 \$t0 1200



Branch Instruction (I-Type)

- beq \$s1, \$s2, 25 # if \$s1 = \$s2,
advance
PC through 25
instructions




16-bits

000100 10001 10010 0000 0000 0001 1001

Note: Can branch within $\pm 2^{15}$ words from the current instruction address in PC.




Datapath for beq Instruction




J-Type Instruction


- j 2500 # jump to instruction 2,500



Datapath for Jump Instruction



Control Logic



Control Logic: Truth Table

Instr type	Inputs: instr. opcode bits						Outputs: control signals									
	31	30	29	28	27	26	RegDst	Jump	ALUSrc	MemoReg	RegWrite	MemRead	MemWrite	Branch	ALOp1	ALOp2
R	0	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0
lw	1	0	0	0	1	1	0	0	1	1	1	1	0	0	0	0
sw	1	0	1	0	1	1	X	0	1	X	0	0	1	0	0	0
beq	0	0	0	1	0	0	X	0	0	X	0	0	0	1	0	1
j	0	0	0	0	1	0	X	1	X	X	X	X	X	X	X	X



How Long Does It Take?

- Assume control logic is fast and does not affect the critical timing. Major time delay components are ALU, memory read/write, and register read/write.
- Arithmetic-type (R-type)
 - Fetch (memory read) 2ns
 - Register read 1ns
 - ALU operation 2ns
 - Register write 1ns
 - Total 6ns



Time for lw and sw (I-Types)

- ALU (R-type) 6ns
- Load word (I-type)
 - Fetch (memory read) 2ns
 - Register read 1ns
 - ALU operation 2ns
 - Get data (mem. Read) 2ns
 - Register write 1ns
 - Total 8ns
- Store word (no register write) 7ns



Time for beq (I-Type)

- ALU (R-type) 6ns
- Load word (I-type) 8ns
- Store word (I-type) 7ns
- Branch on equal (I-type)
 - Fetch (memory read) 2ns
 - Register read 1ns
 - ALU operation 2ns
 - **Total 5ns**



Time for Jump (J-Type)

- ALU (R-type) 6ns
- Load word (I-type) 8ns
- Store word (I-type) 7ns
- Branch on equal (I-type) 5ns
- Jump (J-type)
 - Fetch (memory read) 2ns
 - Total 2ns



How Fast Can the Clock Be?

- If every instruction is executed in one clock cycle, then:
 - Clock period must be at least 8ns to perform the longest instruction, i.e., $1/w$.
 - This is a single cycle machine ($CPI = 1$)
 - It is slower because many instructions take less than 8ns but are still allowed that much time.
- Method of speeding up: Use multicycle datapath.



How Fast Can the Clock Be?

- If every instruction is executed in one clock cycle, then:
 - Clock period must be at least 8ns to perform the longest instruction, i.e., lw .
 - This is a single cycle machine.
 - It is slower because many instructions take less than 8ns but are still allowed that much time.
- Method of speeding up: **Use multicycle datapath.**



Thank You

