

## Experiment-6

Aim:- Design

- SR flip flop


- JK flip flop

- D flip flop

- T flip flop; using behavioural style of modelling.

Software Used:- ModelSim PE student Edition 10.4a.


Theory:- SR Flip Flops: These operate with only positive clock transitions or negative clock transition whereas, SR latch operates with enable signal. The circuit diagram of SR flip flop is shown



Truth Table:-

S	R	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	-

D Flip Flops: It operates with only positive clock transitions or negative transitions, whereas, D latch operates with enable signal. That means the output of D flip flop insensitive to the changes in the input, D except for active transition of the clock signal. The circuit diagram of D flip flop




Truth Table:-

clk	D	$Q_{n+1}$
0	x	$Q_n$
1	0	0
1	1	1




JK Flip Flop:- It is the modified version of SR flip flop. It operates with only positive clock transitions or negative clock transitions. The circuit diagram is shown.



Truth Table:

cek	J	K	$Q_{n+1}$
0	x	x	$Q_n$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	$\overline{Q_n}$

T Flip Flop:- It is the simplified version JK flip flop. It is obtained by connecting the same input 'T' to both inputs of JK flip flop. It operates with only positive clock transitions or negative clock transitions. The circuit diagram of T flip flop is shown.



Truth Table:

cek	T	$Q_{n+1}$
0	x	$Q_n$
1	0	$Q_n$
1	1	$\overline{Q_n}$

Result:- Hence we have studied in flip flop using behavioural modelling.