

Experiment - 9.

Aim: Write test bench for full adder circuit with VHDL code.

Software: MODEL SIM.


Theory: A test bench is a model that is used to exercise and verify the correctness of a hardware model. A test bench is needed for three main purposes.

- To generate stimulus for simulation (waveforms)
- To apply this stimulus to the entity under test and to monitor the output responses.
- To compare output responses with expected known values.

Steps to write a test bench:

- The entity port list is always empty.
- Under the architecture, all the components are declared for the under unit test (UUT).
- Inputs are declared & initialized to zero along with O/Ps.
- For sequential circuits, clock period is defined too.
- UUT is initialized and process for stimulus is written for sequential designs, process for clock is called.

Circuit Diagram:



Full adder.

BOOLEAN EXPRESSIONS:

C_{in}	B	A	S	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
0	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = A \oplus B \oplus C$$

$$C_{out} = AB + BC_{in} + AC_{in}$$

Result:- Test bench for full adder circuit was written and implemented in VHDL.