Asrwin Goyal Vigital System Design Quz-1. 01711502818, ECE-1 To VHDL is an accomym for Very Kigh Speed Integrated (MSIC) Hardward Capabilities: - It can be utilized as an exchange medium 6/w chip & description language, CAD tool users. - Used to communicate blu CAD & CAE looks. - It support heirarchy; i.e interconnected component sets - Generices and attributes are used in describing parameterized designs. - Can be used for simulation revipose as well, no need for another - Supports both synchronous & asynchronous timing models. 2. Design Units: These are the primary constructs that UNDL priorucles to describe an entity. There wie 5 design units in VIDL: A. Entity declaration: It specifies the name of the entity being modeled & list the set of interface poets. Eg of Entity declaration of half adder arcul entity Half-Adder is port (A,B: in But; Sum, carry out Bit);

B. Anchitecture Rody: - It specifies the details of an entity based on modelling styles such as: i) Structural Style

ii) Dataflow style (ii) Behavorial Style

in Mexed Style.

Eg of architecture body using dataflow Style of modelling for naf odder circuit architecture MA-de of Malf-Adder is begin SUM <= A XOUB;

CARRY L= A and B;

end UA-ab;

G. Configuration Declaration: It used to select one of the possibly many architection bodies that an entity may have, & to being components, used to expresent structure in that architecture tody, to entities represented by an entity-architecture pairs. Eg of UAR-Adder enity configuration library CMOS_1118, MX_LIB; configuration MA_Bonding of MALF_Added is for HA_ Struction for XI:XOR 2 use enlity CMOSLIB. XOR_GATE COATAFICOD); end for; for AI: AND2 use configuration M-UB-AND-CONFIG; end for; end for; end UA Binding. De Package Declaration: it stores the set of common declarations, such as components, types precedences & functions. Example: STD_LOGIC_1164, is a Package that is IEEE std. Example Declevation: package Enample-Pack is Type SUMMER is CMAY, JUN, AUG, SEP); component D. Flip-flop point CD, Cek: in BIT, Q, Q-bar; out bit). end component; Constand An 2 Pln_ Delay: Time: = 125 ns. function INT26it_UEC (Int_Value Integer) return but wector; end example-pack;

E. Pockage tody: It is used to store the definitions of functions & pracedures that were declared in corresponding package declaration Eg: For Example-Ricks Package body Example-Pack is function INT 2BIT_VEC CINT_UPLUE: INTEGER) Retween BIT_VECTOR CS Benamois end INT2BIT_ UEC; end Example Pack. So Different Style of modelling in VHDI. A. Structureal Style of modelling; i) Interconnected components are use to specify the architecture of enedy, ii) The components are instantiated at the beging of 60 dy, and connected later cising pod mapping datement to the signals. By Dataflow Style of modelling:) Concurrent essignment statement to specify the architecture of the the entity

2) Dataflaw description dwortly implies a corresponding gette-level implementation. C. Behavioral Style of Modelling: i) sequential statements are executed sequentially by a simulator, in Consults of Process statements. Each placess statement is a single concurrent statement that itself contains one or more sequential statements Do moved style of modelling: Combination of about 3


4. Package Decleviation

A package declaration is used to stope a set of common declaration like components lynes, Procedure & functions

Enloy Declevation:

the entity declaration specifies the mame of the entity being modelled & lists the set of interface ports. Ports are signals through which the entity communications with other models in its external enumeronment.

Elaboration Phase; In this phase, the hierarchy of the enuly is expanded & linked, components over towns to enulis in a library, & the top level entity is built as a metrooik of terravisal models that is ready to be simulated; mulated indialization Phase; I varing & effective values for all explicitly indialization Phase; I value, implicit signals are assigned alcared signals are executed one untill they suspend & simulation values, placess are executed one untill they suspend & simulation for is set to ons.



7. Variables: Temporary location; they are used to store intermediate values within 'process'.

-Locally declared; no delay; declared within process.

Signals: Update signal values. Run process activated by change on signal. While process is quinning all signals in system rumain unchanged.

- They are global (before begin); delay due to were; declared before key word begin:

E VADI defines several types of objects-These include constant, variables, signals & files

The Types of value which can be assigned to tress objects are called data types.

Same data type may be assigned to different object lypes. For example, a constant, a variable, & a signal can all have values which are of datatypes BIT.

Reclaration of object include their object as well as the elatatype of values though they can acquire.

Eg. signal Enable: B17;


4 major categories:

j. Scalar types: - Values belonging to these type appear

2. Composite types. These are composed of elements of a single type can arry type) or elements of different types.

3. Access types: These promide access to objects of

4. File-types - These provide access to objects that contain a sequence of values of a given type.



9. Subtype; A type together with a constraint. A value belongs to a subtype of a guien type if it belongs to the type & salisfis the constraint; the guien type is called subtype.

Example function Resolv-Value Comonymous: Bit-Vector) seturn Bit; Subtype Bit-NEW is RESOLULValue Bit;

Constant: Constant is an object whose value can't be changed once defined for the clesign.

Example: type weekday is (Mon, The, Wed, Thur, Fi); constant Startilay: weekday:= \$Mon;

2. Gerators:

· NAND, NOT; Trèse au logical operator un VIDL, NOTHER the highest priority whereas NAND has the lovelest Priority -

MOT.		NAND	A'nound B
A	not A	70	1
0	(0 1	1
1	0	Ĭ D	1
		1 1	0

These work on BIT & BOOLEAN Types & overays of these Gyan

bog cm 09 <= not i0; end notgate

L=:- It is a relational operator indicating less than or equal to (operator overloading as Assingment operator).

1=: - Relational operator of inequality

: It is an adding operator used for concateration of I dimensional array of an element type Eg: 2'& 'A' & 'T' Result "CAT"

· Mois: multiplying operator A mod B= A-B+n for some muger N The result is same sign as of second operamor REM: Multiplying operation type.

A rem B = A - (B/B) + B

Signify first operand.

· Abs: Gives absolute value of operand.

· * Civis exponential value of left operand to power of right operand.