Experiment-9. Him? Write test bench for full adder circuit with Software's More Sim: Theory - A test bench is a model that is used to excensive and verify the correctness of a handware model: A lest bench is maded for three main purposes.

a) To generate stimulus for simulation (waveforms) b) To apply this stimulus to the entity under test and to monitor the output rusponses. c) 16 compose output responses with expected known Steps to write a test bench: 1) The entity port list is always emply. 2) Under the ouchtecture, all the components are declared for the under unit test (unit) 3) Inpite are declared & intialized to zero alonge 4) for sequential circuits, clock period is defined to. 5) UVT is indialized and process for stimulus is written for sequential designs, process for clock is coullen Coccuit Viogram: Gin Cout.

full addes.

BOOLEAN EXPRESSIONS:

CIN	B	A	S	Cout
0110	0	0	0	0
7	0	1	1	0
0	1	\bigcirc	1	0
0	\	1	0	1
Q1	0	O	1	0
1	0	1	0	1
1		0	0	
1	1	1	1	

S= A & B & C. Caut = AB + BCm + A Con.

Result: Test bench for full added circuit was written and impremented in VHDL.