
Exposiment 5. Pim: To study the architective & pin diagrams of 8085 microprocessor. Theory - 8086 is a 16 bit integer processor in a 40 pin, Dual Inline Packaged IC. The internal architecture of Intel 8086 is divided into 2 units; a) Bus Interface Unit (BIU) . D) Execution (mit (EU) I The Bus Interface Unit : It provides the interface of 8086 to external memory & 16 devices via the system Bis. It performs the following functions: - Generates the 20 bit physical address for memory access - It fetches instrunctions from the memory. - It transfers data to & from the memory & 110. - Mountains the objet puefetch instrunction queue. Blu mainly consids of i 1. 4 segment registors 2; Instruction Pointer. 3. Profetch queue. 4. Address Generation circuit G. Code segment register (CRS): It holds the Bus address for the code segment. All programs are sorted in CS & accuse to 1P. b) Data Segment suguston (DS): It holds the Base address for the Pada C: Stack Segment sugister (SS): It hold the Base address for the Stack segment cl. Extra Sigment Register (ES): Il holds the Base address for the Entro Segment.

-It is a 16bit register. It holds offset of the next instruction Instruction Kounter ; - It is inocemented after every instruction byte is fetched.
- CS is multiplied by 1011 to give 20 bit Physical address of Code segment Address of next Instruction is Calculated as: (SXION + IP. Byte Pre-Fetched Quee; - It is a 6 bight queue (FIFO) - Gets flushed whenever a branch instruction occurs. - Fetching the ment instruction (by Bu from CS) while executing Address Generation Circuit: Generates 20 bit physical address using and offset address using the formulasegmented PA = SA XIDH +OF. Main components of EU aru General Purpose suguster, AW, 11. The Execution Unit (EU) Special purpose sugisters, Instruction Registers and Instruction · lecodous. Flag/Status sogisteus. General Puripose Rogisters: 8086 has 4.16 bit GPRs - Ax, Bx 6x Dr.
These store intermediate value diving meaition Each of this 1. Ax Register: Ht holds the of & results during multiplication & division op. Also an occumulation for strong have two 86t parts higher & Cower. 2. Bx reguler :- It holds the memory address in Induced Add mode 3 Cx register & It holds the count for instruction like look, notate, shift & sving operation. 4. Dx suguster: Used with AX to hold 32 bit values during multiplication bolussion

6. Heithmetic Cogic Unit (AW) 16 bit: I performs 3& 16 bit writhmeter & logic operations C. Speual Purpose Registers (6 bit) 1. Stack Painter: Pounts to stack top Stack is in stack segment, used during inst-like PUSH, POP, CPIL, RET, etc. Base former - It holds the offset address of any location in the stack sigment. Used to access random location of stack. 3: Source Index's It holds the offset address in Pata segment 4. Destination Index; It holds offset address in Estra segment during string operations. de Instruction Register & Instruction Recoder: - EU fetches an opcode from queue into the Insti. Register. - The Decoder decodes it & sends the info to the control circuit for ex. E. Flag /Status Registeris & thous 9 flags that helps change or eaugnish the state of micropracessor. 6 statu Flag: 9. Carry Flag (CF)
6. Party Flag (PF)
6. Auxillary Flag (AF)
7. Auxillary Flag (2)
7. Zeno Flag (5)
8. Sign Flag (5)
8. Sign Flag (5)
8. Overflao Flag (5) are updated after every avithmetic & logic operation These are used to control cudain operations They can be 3 control Plag a. THOP blog (71) ised or reset using control Trust. & Interrupt flog (IF) G. Direction flag (IX)



			MAX	MIN MODE
ADA - 3 ADA	8086	40 - VCC 39 - ADIS /S3 37 - ADIS /SS 36 - ADIS /SS 36 - ADIS /SS 36 - ADIS /SS 36 - ADIS /SS 37 - ADIS /SS 38 - ADIS /SS 38 - ADIS /SS 39 - ADIS /SS 30 - ADIS /	HOLO HLDA WR' M/10 DT/R' DEN' ALE INTA	

8086 uses a SUDC supply for its operation. It uses 20 line gadress bus, 16

AD- ADIS :- Address / Data Bus. These are low order address bus which are multiplexed with data. When transmatting memory address, AD is suplaced with A and when data then AD with O.

A16-A19's High order address bus. These are multiplexed with status signals. S<sub>2</sub>, S<sub>1</sub>, So = Status pins. These pins are active during T4, T, & T2 states and is rectioned to passive state access conterol signals.

52	Si	80 1	Cravactivastics Interoupt Acknowledge React 1/0 Port Write 1/0 Port Halt code Access Read Momeory Write Memory Assemb Stottl
----	----	------	--

A16/S3, A17/S4, A18/SS, A19/S6: Specified address lines code are multiplexed with corresponding status signals.

> Function A17/54 A18/55 Extra Segment Access Stack Segment Access code Segment Access Data Segment Access

BHE 1/57; Bus High Emable / Stalus When Tis low, it is used to emable data onto the most significant half of data ous, is-Dr. 8 bit douice connected to upper half of data bus use Buc (actuir low) signal. It is multiplexed with status signal S7. S7 signal is available RO!; This is used for read operation It is an adus low acted signal. READY; This is the acknowledgement from the memory or slow dervice that

they have completed data than It is an active high signal

INTR: Interoupt Request. This is buggered input This is an active high signal & is synchronized internally

NMI: Non Maskalole Interoupt. This is edge touggered input which

INTA: Intercupt Acknowledge. It is actual law during T2, T3& Tw of each interrupt acknowledge cycle.

MN/Mx'; Monumum/Maximium. This pin signal indicates what mode the

RQ /6T, RO /6To: Request / Grant. These pins one used by local bus masters used to force the microphocession to release the local bus

at the ord of pprocessor's werent this cycle.

LOCK'; Actue low pin. It indicates that other system bus matters have not been allowed to gain control of the system bus while actue TEST! This is examined by a 'WAIT' instruction. If this An goes low,

execution will continue, else the procession remain idle state. CIK'S Clock input. It provides the basic timing for the processing

operations & bus control activity-RESET; This pin requires the uprocessor to terminate its present activity immediately.

Ncc: Power Supply (+SU DC)

QS, QSo Queue Status. Thes signals indicate the status of the internal GND: GROUND PAN 8086 instruction queue according to the telble:

OSI	OSo	STATUS	2.7
0	0	No operation from queu frist aga of operal from queu	The State of Street
0	t	Emply the queue	1
1	0	Subsequent byte from aneue	- American -

DTPR: Data Transmit/Receive. It is required in minimin system that

want to use an 8286 or 8287 data bus transcenter.

DEN: Data Emable: This pin provides as an output enable for 8286/8287 - This pin in a min system which uses transcent-Il is actue low during each memory & I/O access & for INTA cycles.

HOLDIHLDA: It indicates that another master has enquested a local bus. It is an active high stgnal. The uprocessor receiving the was request will issue HLDA (righ) as an acknowledgment

in middle of a Thorticlock.

ALE'S Address latch mable. ALE is perounded by the uprocessor to latch the address into 8287 or 828 3 address latch. It is an active high pulse during Ti of any bus cycle. It is never floated, is always integer.

Result: The auchitecture & pin diagram of 8086 pperocessor was studied.