

# UNIT-1

(1)

## → Introduction to VHDL:

- VHDL stands for VHSIC H/W descriptive language  
↳ (Very high speed integrated ckt)
- It is a language to describe the structure and behaviour of digital electronic H/W design.
- It is case insensitive
- Statements are terminated in VHDL with a semicolon.
- VHDL can be used to take 3 different approaches for describing H/W
  - (i) Dataflow
  - (ii) Behavioral
  - (iii) Structural

## → Design Units:

There are 5 types of design units in VHDL which are

- (i) Entity
- (ii) Architecture Declaration
- (iii) Configuration Declaration
- (iv) Package declaration
- (v) Package Body

(i) Entity: It is a list of I/O port (terminal) to the simple device or complex system. It also gives idea of external view.

Syntax:

```
Entity entity-name is
  port( port name : signal-mode signal-type )
```

⋮

End Entity - name

e.g Entity AND-gate is  
 port( A: in bit ;  
 B: in bits ;  
 Y: out bits; )  
 end AND-gate



(ii) Architecture: It tell us about the internal structure and type of modelling

Syntax:

```
Architecture architecture-name of entity-name is
  declarations
  begin
    code
  End architecture-name
```

↳ (Type of modeling  
dataflow,  
behavioral, structural)

(iii) Configuration: It is used to associate an entity with an architecture. An entity can have more than one entity architecture associated with entity. One configuration assigns a unique name per each architecture. The config assigns a unique name for each architecture pairing. choose one config. name simply for the req. architecture.

Syntax:

```
configuration configuration_name of entity-name is  
[configuration declarations]  
for architecture_name  
[configuration item]  
end for;  
end configuration configuration_name.
```

e.g begin

```
A1 : ALU port map(...)  
M1 : MUX port map(...)  
M2 : MUX port map(...)  
L1 : latch port map(...)  
L2 : latch port map(...)
```

configuration cfg of microprocessor is  
for structure  
for A1 : ALU  
end for

for M1, M2; MUX  
use entity multiplexer  
end for

for work latch  
for L1, L2: latch  
end for;

end for;  
end configuration

→ (config. name)

→ (entity name)

(iv) Package declaration: A package is a collection of types, constants, subroutines, usually intended to implement service or provides a mechanism to store items that can be shared across models.

Package declaration contains a set of declarations which can be shared by design units, which are to be visible to users of the package  
can be accessed using LIBRARY and USE clause.

→ (var, sign etc which needs to be called n no. of times)

Syntax:

```
package (package name) is  
component declaration  
Signal declaration  
constant declaration  
variable declaration  
end ( Package name )
```

(V) Package Body: It basically contains the behaviour of the subprograms in the package. An item declared in the package body can be used only within the body only.

```

    package body package-name is
        package-body-declaration
        subprogram-bodies declaration
        return package-name is
    end package body package-name;
  
```

### → Data Objects:

A data object holds a value of specified type created by using object declaration. Every data object belongs to following 4 classes.

- (i) constant
- (ii) variable
- (iii) signal
- (iv) file

(i) Constant: An object of constant class can hold a single value of a given type and this value is assigned before stimulation and can't be changed during stimulation.  
• needs to be assigned every time subprogram is called.

Declaration:

constant rise-time : Time := 10ns

constant Bus-width : integer := 8;

constant object : value type = value assigned.

(A const. with no assigned value is called deferred const.)

(ii) Variable: It also holds a single value of a given type  
• different values can be assigned at diff times.

Declaration:

variable ctrl-status : bit vector (10down to 0)

variable sum : integer range 0 to 100 := 10

variable symbol : type [:= initial value]

If no initial value is specified a default value is used as initial value.

(initial value)  
when stimulation starts  
sum has initial value = 10

(current value)  
(iii) Signal: Object belonging to this class holds a list of values and a set of possible future values.

Declaration:

signal CLOCK : BIT; → (initial value of CLK is 0)

signal DATA-BUS : BIT-VECTOR(0 to 7)

signal sig-name : data type [:= initial value]

- (iv) File: Objects belonging to this class contains seq. of values  
 • Values can be read/write to the file by read/write procedures
- Declaration: (predef text strings) → (read only file)  
 type stimulus: Text open readmode is "/user/home/ada",  
 file vectors: bit-file is "/user/home/ada vec" → host environment  
 (path of loc.)  
 ↴ (no mode means default read mode)

[file file-name : file type-name [open mode] string expr]

### → Signal Drivers:

A signal's value is a function of its current value and values of its drivers. Each process assigned to the signal has corresponding driver value for that signal.

- Driver of a signal holds current as well as future values as a sequence, as each assignment identifies the value to appear of the signal.
- It is basically a queue which indicates what values a signal gives at diff process assignments
- A driver contains at least one transaction value which could be initial value

e.g. 4 waveform element and one driver is created for signal process  
 begin  
 :  
 sig.1 <= 8 after 6 ns, 18 after 11 ns, 15 after 16 ns, 21 after 20 ns  
 end process

sig1	curve @ now	8 @ T+6	18 @ T+11	15 @ T+16	21 @ T+20
------	-------------	---------	-----------	-----------	-----------

The 1<sup>st</sup> transaction is the current value of signal.  
 When stimulation starts and time advance to T+6 ns the 1<sup>st</sup> transaction is deleted and sig gets value 8. When time advance to T+11 ns sig gets value 18 and so on.

### → Delay:


The delay mechanism allows introducing propagation time of described system in signal assignment statements and are not allowed in variable assignment.

There are 2 type of delay models

- Inertial delay → used for modelling delay associated with switching ckt's i.e. for mod. noise
- Transport delay → used for prop. of signal through lines or bus


- (ii) Inertial Delay: when it is used both signal value and delay value affect the deletion and addition of transactions
- If delay of new transaction < existing one, the latter is deleted
  - If delay of new transaction > existing one; signal values are compared.
- [If same new transaction is added  
if not the existing one is deleted and new is added.]

e.g. data <= 9 after 15 ns, 19 after 25 ns, 27 after 17 ns.



- (iii) Transport Delay: either one pulse is genuine or noise if it is passed as one output. Used for modeling propagation delays. Rules as above.

e.g. data <= +transport 19 after 15 ns, 12 after 28 ns, 27 after 18 ns



- Inertial delay is the default delay.
- used for switching circuits
- It is the time taken by a signal to change its value


Transport delay is the wire delay  
used for modeling propagation  
It is the time taken by a signal to travel across a wire.

- (iii) Delta Delay: It is infinitely small delay which is not real delay but used for in simulation to improve module the hardware concurrency accurately.

- used for update the value of a signal due to small delay.
- This delay models hardware where a minimal amount of time is required for a change to occur at stimulation time during simulation.
- The event always occurs at stimulation time + multiple of delta delay.
- Used for escaping unintended races

## → Data types:

- Signals have data types which limits the no. of possible values of that data.
- They can be predefined or user defined datatypes
- They needs to be fixed by signal us declared either as entity port or an internal architecture and can't be changed during runtime.
- When signal values are updated data types on both sides of assignment operator should match.



(i) Signal Types: They have exactly one value and don't have distinguishable elements. Further classified as.

a) Integer: Range of integer value within a specified range  
All the predefined mathematical functions apply to this type  
min. range - 2147483647 to +2147483647

e.g. `process (x)`  
`variable a: integer;`  
`variable b : int-type;`  
`begin`  
 `a := 1; OK`  
 `a := -1; OK`  
 `a := 1.0 error (decimal pt) → (considered as real no. value)`

b) Real: used to represent no. out of the range of integer values as well as fractional values. Range from -1.0E+38 to +1.0E+38

e.g. `begin`  
 `a <= 1.0 OK → (integer type)`  
 `a <= 1 error`  
 `a <= 1.0E 10 OK`  
 `a <= 1.5 E - 20 OK`  
 `a <= 5.3 ns error → integer`

c) Enumerated: All the values of this type is user defined and represent the exact value e.g. for specific operation.  
The values can be identifiers or literals

e.g. enumerated type for 4 state stimulation  
Type for us ('X', 'b', 'l', 'Z')

Each represent a unique state

'X' → unknown value

'0' → A logic 0 or false value

'1' → A logic 1 or true value

'Z' → A tristate

(character literals are needed  
for them as they are integer  
values. else error gen.)

d) Physical: Used to represent physical quantities as distance, current, time etc. They act as a base unit for successive units.

e.g. type current range 0 to 10000000 mili

ma; → nano amps

1/a = 1000ma; → microamps

ma = 100ua; → milli amps

a = 1000ma → amps

end units

(ii) Composite Types: They are classified as below:

a) Array: It groups one or more elements of the same type as a single object by array indices

e.g. type data - bus is array (0 to 31) of bit;

b) Record: VHDL provides basic facilities for record which are collection of elements of possibly diff. types

e.g. Type V-I is

Record

N1: Integer

N2: Time

N3: Real

End record;

[ N1 assigned 22  
N2 <= 10  
N3 <= 1.0 ]

Variable V1: V-I

V1 := (22, 10, 1.0)

(iii) Access Types: It is similar to a pointer in C language

Basically it points to the address of a specific object.

It can also have null value means it doesn't point to any address.

"I predefined funct" is available for access types that are NEW and ALLOC DEALLOCATE.

NEW → allocate memory of the size of the object and return the access values. In simple words new object is created by NEW.

DEALLOCATE → Takes the access value back and returns the mem. back to system or return the storage occupied by the system and set it to NULL.

(iv) File Types: It provides access to other objects and used to read or store data in a file. It has 2 parts. File type declaration and File object declarations.

File type describes the base type of file e.g. integer-file.

File Object dec. describes name of file object, mode of file and physical path name.

e.g. FILE: integer\_file is IN "/doug/test/data.txt" (read) ↗ (write)

IN OR OUT

read write

### → Concurrent Statements:

All the statements inside the architecture box are concurrent statements.

#### Concurrent

- (i) can appear outside process
- (ii) are inside arch. block
- (iii) simple signal assignment statement
- (iv) No. of different processes may run at a time.
- (v) used in data flow
- (vi) Event trigger
- (vii) executed at same time

#### → Subprograms: conditional selective

They are seq. statements of procedure and functions.  
Both of them have body and may have declarations.

#### Procedure

- (i) It returns values in global objects. Returns values in formal parameters

- (ii) used in Behavioral modeling style

procedure proc-example  
( constant A: in integer;  
signal B: inout bit vector;  
var C: out real;  
D: file )

- (iii) may contain return statements
- (iv) Returns more than 1 value
- (v) used for processing
- (vi) parameters in mode in/out
- (vii) executes in 0 time stimulation or not

#### Sequential

can't appear outside process block  
are inside process block

sequential variable assignment statement

process runs according to their sequence they are in Behaviour

Not event trigger  
one after another.  
unconditional assign

#### Function

Returns values as a if value of the function.

Do not change their formal parameter.

function sum  
( A: integer;  
B: integer ) returns integer

surely have return statement

return single value

used for passing the data mode in

operates in 0 time stimulation

## → Attributes:

It is a value, function, type, range, const that can be associated with certain names within VHDL.

- They basically allow you to extract additional information about an object.
- They also allow you to assign additional info to objects in your design description.
- They can be user defined or predefined.
- Helps to reduce the complexity of program.

Predefined attributes: There are 5 types of Predef. attributes

- (i) Value: Return const. value
- (ii) Function: Call a function that return value
- (iii) Signal: Create a new signal
- (iv) Type: Return a type name
- (v) Range: Return a range.

User defined attributes: They are constant of any type. They are declared using attribute declaration which includes name and type of attribute

attribute attribute-name : valuetype

## → Generics:

- (i) It is used to transfer parameters
- (ii) Can be different data types
- (iii) Declared in entity declaration
- (iv) Can have a default value → (given in entity dec.)
- (v) It basically allow you to create a flexible data structure that allow you to define its data types at instantiation
- (vi) declares const. object with init mode.

make code more  
flexible

For a clearer view suppose if we wish to write on 2 RAM which are similar, same interface but diff access time.

We don't need to write it twice in the same module.

By just parameterising the components during the instantiation with generic clause it can be done.

Just values needs to be customised are passed using generic clause.

Syntax :

generic ( generic-interface-list );

e.g.

entity OR gate is  
generic ( N: natural;  
PORT ( A,B:IN bit vector 0-to N-1;  
Z: OUT bit vector )  
end OR gate;  
arch. generic of OR gate is  
begin  
process (A)  
begin

output := '1'  
for k:=0 to N-1 loop  
output := output or A(k);  
exit when  
output = '1';  
end loop;  
Z<= output;  
end process;  
end generic;

## → Generate:

It is used to reuse or map a same statement in structural modeling. By generate statement we can map replica of any module.

- (i) Concurrent Statement & alternative to structural modelling
- (ii) type of loop and used outside process
- (iii) makes code compact

There are 2 types of generate statement

- For loop generate statement
- If loop generate statement

### (i) For loop generate statement:

Generate label : For (var name) IN (range) generate  
(except pure numeric number) ↗  
entity name : (comp. name) ↗ (for which subprog or substatepart)  
end gen. statement label; ↗ (prog's entity)

e.g entity and10 generate is

```
port(a, b: in STD-logic-vector (9 down to 0)
      c: out STD-logic vector (9 down to 0)
    end and10 generate;
```

architecture behavior of and10-generate is

component and123 is

```
port(a, b: in STD-logic;
      c: out STD-logic);
    end component
```

begin

lab1 : for n IN 9 down to 0 generate and10-generate: &123  
port map(a => a(n), b => b(n), c => c(n))

end generate lab1;

end behavior;

entity ↗ component ↗

### (ii) If loop generate statement:

```
Generate
  if (condition)
    // statement1
  else
    // statement2
  end Generate.
```

? Syntax

e.g parameter n=7;
 " m=7,
 " out=7;
 generate
 if (m<8) (n<8)
 and (x, p, q)
 else
 or (x, p, q)

## → IEEE standard logic library:

The std\_logic1164 is a package that defines a standard for designers to use in describing the interconnection data types used in VHDL.

The logic system in this package may be insufficient for modelling switch transistors  $\rightarrow$  (limitation)

## → File I/O:

File can be read as input and output by using pre-defined in and out std logics.

They are mapped to the std-input & std-output for the host environment of the simulator.

file INPUT : TEXT open READ\_MODE is STDINPUT;

## → Test Bench:

For checking a code simulation is used but sometimes the code may be syntactically correct but not logically correct. In this case repeating the whole procedure again is tiresome hence for functional verification a test bench is written and by this test bench we can verify or check the program.

- A HDL code is written to test another HDL module which is called unit under test.
- The test bench method is not synthesizable, can only be used for simulation.

A test bench is HDL code that provide documented, repeated set of stimuli that is portable across diff simulators.

- (i) Write a new module without any i/p or o/p signals
- (ii) Declare all i/p of your UUT as reg and o/p as wire
- (iii) Instantiate this with instance name.
- (iv) Give stimulus to i/p.
- (v) use # for delay in the i/p

e.g. module test1 y = ( $\bar{b} \cdot \bar{c}$ ) + ( $\bar{a} \cdot b$ )

subfunction ( input a,b,c,  
output y);

```

module testbench ();
    reg(a,b,c);           ← ilp and olp
    wire y;               ←
    initial begin
        a=0, b=0, c=0; #10 ← delay
        a=1, b=1; c=0; #10
        c=1; #10
        a=1; b=0; c=0; #10
    end
end module

```

→ Instantiation:

It is a concurrent statement that can be used to connect circuit elements in a design.

It describes behavior of how components are connected.

It has 3 parts

- Label → identifies instance of component
- Component type → select desired comp.
- Port map → connect comp to sig.


$U_1 = \text{reg1 PORT MAP } (d \Rightarrow d_o, \text{clk} \Rightarrow \text{clk}, q \Rightarrow q_o)$

label ←      ↳ component type      ← port map

## UNIT-2

1

### → VHDL Code For Half Adder:



A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

```
library ieee;
use ieee.std_logic_1164.all;
entity HA is
port (A, B : in bits;
      S, C : out bits);
```

architecture HA of half adder


begin

S <= A XOR B

C <= A AND B

end HA.

### → VHDL Code For Full Adder:



```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

entity FA1

```
port (A, B, Cin : in bits;
      S, Cout : out bits);
```

end FA1


architecture of FA1 of full adder is

S <= A XOR B XOR C

Cout <= A AND B OR B AND Cin OR A AND Cin

end FA1.

→ Half Subtractor:



A	B	D <sub>0</sub>	B <sub>0</sub>
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

```
library ieee;
use ieee.std_logic_1164;
```

```
entity HSI
port (A, B : in bits
      D, B0 : out bits);
end HSI;
```


architecture of HSI of half subtractor is

$$D \leq A \text{ XOR } B$$

$$B_0 \leq (\text{NOT } A) \text{ AND } B$$

```
end HSI;
```

→ Full Subtractor:



```
library ieee;
use ieee.std_logic_1164.all
```

```
entity FSI
port (A, B, Bin : in bit
      D, B0 : out bit);
end FSI;
```


architecture of FSI of full adder is

$$D \leq (\text{NOT } A) \text{ XOR } B \text{ XOR } Bin$$

$$B_0 \leq (\text{NOT } A) \text{ AND } B \text{ OR } B \text{ AND } Bin \text{ OR } Bin \text{ AND } (\text{NOT } A)$$


```
end FSI;
```

→ Decoder:



```
library ieee;
use ieee.std_logic_1164.all
entity Dec
port (a,b : in bits
      s0,s1,z0,z1,z2,z3 : out bits);
end dec.
architecture of dec is
begin;
  S0 <= NOT a
  S1 <= NOT b
  Z0 <= S0 AND S1
  Z1 <= S0 AND b
  Z2 <= a AND S1
  Z3 <= a AND b
end dec;
```

→ Encoder:



$y_4$	$y_3$	$y_2$	$y_1$	$A_1$	$A_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	*	*	*	1	1

```
library ieee;
use ieee.std_logic_1164.all
entity Enc
port (y3,y2,y1 : in bits
      A1,A0 : out bits)
end Enc.
```

architecture abc of Encoder is

$$A_1 \leftarrow Y_3 \text{ OR } Y_2$$

$$A_0 \leftarrow Y_3 \text{ OR } Y_1$$

end abc.

### Structural modeling:

entity Enc

component OR1

port (Y3, Y2 : in bits; A1 : out bit);

end component

component OR2

port (Y3, Y2 : in bits; A0 : out bit);

end component


begin;

L1 : OR1 portmap (Y3, Y2, A1)

L2 : OR2 portmap (Y3, Y2, A0)

end Enc.

### → Multiplexer:



D	S	Y
0	0	a
1	1	b

D	S	Y
00	0	a
01	1	b
10	0	c
11	1	d

### Data flow modeling:

library ieee;

use ieee.std\_logic\_1164.all

entity MUX

port (a, b : in bits; y : out bits);

end MUX

architecture abc of MUX is

$$y \leftarrow a \text{ when } s=0$$

$$y \leftarrow b \text{ when } s=1$$

end abc.

### Structural Modeling:

entity MUX

component NOT1

port (s : in bit; s1 : out bit);

end component.

(9)

component AND1

port (a, s<sub>1</sub> : in bit ; s<sub>2</sub> : out bit)

end component

component AND2

port (b, s : in bit ; s<sub>3</sub> : out bit)

end component

component OR1

port (s<sub>2</sub> > s<sub>3</sub> : in bits ; y : out bit)

end component

port (s<sub>2</sub>)

architecture of abc

L<sub>1</sub> : NOT1 (s, s<sub>1</sub>)

L<sub>2</sub> : AND1 (a, s<sub>1</sub>, s<sub>2</sub>)

L<sub>3</sub> : AND2 (b, s<sub>1</sub>, s<sub>3</sub>)

L<sub>4</sub> : OR1 (s<sub>2</sub>, s<sub>3</sub>, y)

end architecture

### Behavioral modeling:

begin

process (s, y)

begin;

if s = 0 then

y = a

else

y = b

end if

end process


→ ALU :

Arithmetic

a	b	Sel	
0	0	0	a
0	0	1	a+1
0	1	0	a-1
0	1	1	b
1	0	0	b+1
1	0	1	b-1
1	1	0	a+b
1	1	1	a+b+c <sub>in</sub>

logic

a	b	c <sub>in</sub>	
0	0	0	Not a
0	0	1	Not b
0	1	0	A AND B
0	1	1	A OR B
1	0	0	A NAND B
1	0	1	A NOR B
1	1	0	A XOR B
1	1	1	NOR(A XOR B)



```

library ieee;
use ieee.std_logic_1164.all
entity ALU
port (a, b, cin : in bit_vector(0 to 7)
      selc : in bit_vector(0 to 3)
      cin : in bit
      y : out bit)
end ALU

```

architecture abc of ALUs

begin

sel (2 down 0)

arithmetic <= a when '000'

<= a+1 when '001'

<= a-1 when '010'

⋮

<= a+b+cin when '111'

sel (2 down 0)

logic <= NOT a when '000'

<= NOT b when '001'

<= A AND b when '010'

⋮

<= NOT (A XOR B) when '111'

sel (3)

y <= arithmetic when '0'


<= logical when '1'

end abc

## → Barrel shifter:

(10)

A barrel shifter shifts the input data by the specified no. of bits in a combinational manner.



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity barrel4 is
end barrel4;
```

```
port ( W: in unsigned (3 down to 0);
      S: in unsigned (1 down to 0);
      Y: out unsigned (3 down to 0)
    );
end barrel4;
```

architecture abc of barrel4 is

begin

process (S, W)

begin

when '00' then

$Y \leftarrow W$

when '01' then

$Y \leftarrow W \text{ROL } 1$ ; → (rotate W one time)

when '10' then

$Y \leftarrow W \text{ROL } 2$ ;


when '11' then

$Y \leftarrow W \text{ROL } 3$ ;

end behavior.



→ Multiplexer:

For e.g. 2 bit multiplier we have 2 no.



$$\begin{aligned}
 P_0 &= A_0 B_0 \\
 P_1 &= A_1 B_0 + A_0 B_1 \\
 P_2 &= A_1 B_1 + C_1 \\
 P_3 &= C_2
 \end{aligned}$$

*(May add 1 is needed)*



library ieee;  
use ieee.std\_logic\_1164.all;

entity multiplier

port (A0, A1, B0, B1 : in bits;  
P0, P1, P2, P3 : out bits);

end multiplier;

architecture abc of multiplier is

P0 <= A0 AND B0;


P1 <= A1 AND B0 OR A0 AND B1;

P2 <= A1 AND B1 OR C1;

P3 <= C2;

end abc;

## → Hamming Code Encoder:



P → parity bits  
D → data bits

```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity HAM
```

```
port (datain : in bit_vector(7 down to 0);
      hamout : out bit_vector(7 down to 0))
```

```
end HAM;
```

architecture abc of HAM is

signal P0, P1, B3 : bits;

```
P0 <= (datain(0) XOR datain(1) XOR datain(2))
```

```
P1 <= (datain(0) XOR datain(2) XOR datain(3))
```

```
P3 <= (datain(1) XOR datain(2) XOR datain(3));
```

```
hamout(4 to 0) <= P0, P1, P2
```

```
hamout(0 to 3) <= datain(0 to 3)
```

```
end abc.
```

# UNIT-3

## → Synchronous And Asynchronous Circuits:

### Synchronous

- (i) They are easy to design
- (ii) Clocked flip flop is used as memory element
- (iii) They are slower
- (iv) Edge triggering is done

### Asynchronous

comparatively difficult to design  
time delay or unclocked flip flop  
is used as timing element.  
They are faster  
level triggering is done

## → Finite State Machine:

FSM is an abstract model describing the synchronous sequential machine and its parallel counter part, the iterative network. It is the basis of understanding and development of various computations.


OR

A state machine is any device that stores the status of something at a given time and can operate on input to change the status / cause.

o/p depends upon  
PS and

## → State Diagram:

A state diagram is a pictorial representation of the relationship between one PS, i/p, NS and o/p of a sequential circuit.



PS	N.S		O/P	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	b	c	1	0
c	d	c	0	1
d	d	a	0	1

$a \rightarrow 01$

→ State Table:

The tabular representation of a state diagram is called a state table.

→ State Reduction:

This technique basically avoids the introduction of redundant states. This reduction reduces the no. of flipflops and logic gates reducing the cost and complexity of the circuit.

When 2 states are equivalent one of them can be removed without altering the i/o relationship.

Steps:

- Determine the State Table for given state diagram
- Find equivalent states.

e.g

P.S	N-S		O/P	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	d	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

cancel one  
of the  
two sets


a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1

cancel one  
of them  
again

a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	a	0	1

## → Mealy And Moore:



(i) Mealy: In the mealy machine the output is a function of both present states and one input.



P.S	N.S		O/I/P	
	$x=0.$	$x=1$	$x=0$	$y=1$
a	a	c	0	0
b	b	a	0	1
c	d	c	0	1
d	b	d	0	0

(state table)


(ii) Moore: In the moore machine the o/p is a function of one present state only.



## Mealy Circuit

- (i) O/p is a function of present state and input


(ii)



- (iii) one state may have more than one output
- (iv) O/p changes when i/p changes or there is change in FF's state
- (v) less no. of states required for implementation
- (vi) more flexible
- (vii) False output can appear when state has changed but i/p has not yet.
- (viii) outputs are written along with states

## Moore Circuit

- O/p is a function of present state only.



one state have only one output

O/p changes only when one state changes

more no. of states are required for implementation.

less flexible

No false output may appear as O/p is not a function of i/p

Different column is required


### → State Assignments :

The process of assigning binary values to the states of sequential machine is known as state assignment.  
The values are assigned in such a way that it is possible to implement them using min logic gates.

As to minimise the hardware there are 2 rules to be followed:

- (i) States having same NS should be assigned binary values such that both the states are adjacent in K map.


e.g.



	00	01	11	10
0	a		—	b
1				

assign b in  
10 or 01  
to make  
an adjacent


- (ii) Similarity in rule 2 if PS is common the NS should be adjacent in K map



	00	01	11	10
0	b	d	e	
1				

assign the  
NS adjacently  
and rest  
don't care

e.g.



$$\begin{aligned}
 a &= 000 \\
 b &= 001 \\
 c &= 010 \\
 d &= 011 \\
 e &= 100
 \end{aligned}$$

P-S			i/p	N-S			O/P
$Q_A$	$Q_B$	$Q_C$		$Q_A^+$	$Q_B^+$	$Q_C^+$	
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	0	0	0	0
0	1	0	0	1	0	0	0
0	1	0	1	0	1	1	0
0	1	1	0	0	0	0	0
0	1	1	1	0	0	0	1
1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0

Rest all states from (101 to 111) (10-15) don't care  
As we are using D flip flop.

$$\text{Characteristic eq} \Rightarrow Q_A^+ = D_A$$

Solve for  $D_A^+, D_B^+, D_C^+$  by K map of (16) result

$$D_A = Q_B Q_C \bar{x} + Q_B Q_C x$$

$$D_B = \bar{Q}_A \bar{Q}_C x + \bar{Q}_B Q_C \bar{x}$$

$$D_C = \bar{Q}_A \bar{Q}_B \bar{x} + Q_B \bar{Q}_C x$$

$$Z = Q_B Q_C x + Q_A \bar{x}$$

(Ports) (No)

2 i/p AND gate  $\rightarrow 1$

3 i/p AND gate  $\rightarrow 7$

2 i/p OR gate  $\rightarrow 4$

FF  $\rightarrow 3$

4 i/p not gate  $\rightarrow 4$

Now with state assignment acc to the diagram

b and c should be adjacent

d and e should be adjacent

0	a	b	c	
1		d	e	
	00	01	11	10

Acc to the assignment

$$a = 000$$

$$b = 001$$

$$c = 011$$

$$d = 101$$

$$e = 111$$

P.S			i/p	N.S			O/P
$Q_A$	$Q_B$	$Q_C$		$Q_A^+$	$Q_B^+$	$Q_C^+$	
0	0	0	0	0	0	1	0
0	0	0	1	0	1	1	0
0	0	1	0	1	0	1	0
0	0	1	1	1	1	1	0
0	1	0	0	x			x
0	1	0	1	x			x
0	1	1	0	1	1	1	0
0	1	1	1	1	0	1	0
1	0	0	0	x			x
1	0	0	1	x			x
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1
1	1	0	0	x			x
1	1	0	1	x			x
1	1	1	0	0	0	0	1
1	1	1	1	0	0	0	0


$$D_A = \overline{Q_A} Q_C$$

$$D_B = \overline{Q_A} \overline{Q_B} x_1 + \overline{Q_A} Q_B \bar{x}$$

$$D_C = \overline{Q_A}$$

$$Z = Q_A Q_B \bar{x} + Q_A \overline{Q_B} x$$

→ VHDL code for Mealy Machine:



entity mealy is

```
port( clock, reset, w : in std-logic;
      z : out std-logic );
```

end mealy

architecture behavioral of mealy is

```
type State-type is (A, B);
```

```
signal y : State-type;
```

begin:

```
process (reset, clock)
```

begin

```
if reset = '0' then
```

```
    y <= A
```

```
else if (clock = '1') then
```

when A =>

```
if (w='0') then y <= A
```

else

```
    y <= B
```

when B =>

```
if (w='0') then y <= A
```

else

```
    y <= B;
```

end if;

end case;

end if;

end process;

```
process (y, w)
```

begin

case y is

when A =>

```
    z <= '0'
```

when B =>

```
    z <= w;
```

end case;

end process;

end behavioral;

P.S		N.S		Z
X=0	X=1	X=0	X=1	X=0
A	B	A	0	0
B	B	A	1	0

P.S		N.S		O/P
X=0	X=1	X=0	X=1	
A	A	B	0	0
B	A	B	0	1

Ques: Code for the eq<sup>n</sup> using process statement

(15)

I/p:  $x, \text{CLK}$

$$O/p: Z = x'Q_3 + xQ_3$$

$$Q_1^+ = Q_2^+; \quad Q_2^+ = Q_1, \quad Q_3^+ = Q_1Q_2Q_3 + x'Q_1Q_3 + xQ_1Q_2'$$

entity example is

```
entity example is
  port ( x : in std-logic;
         Q1, Q2, Q3 : inout std-logic
         z : out std-logic );
end example;
```

architecture dataflow of example is

begin

process ( CLK )

begin

if ( CLK = '1' and clk event ) then

$$Q_1 <= \text{not } Q_2$$

$$Q_2 <= Q_1$$

$$Q_3 <= ( Q_1 \text{ not } Q_2 \text{ not } Q_3 ) \text{ OR } ( \text{not } x \text{ and } Q_1 \text{ and } (\text{not } Q_3) \text{ OR } ( x \text{ and } (\text{not } Q_1) \text{ and } \text{not } Q_2 ) );$$

$$Z <= ( ( \text{not } x ) \text{ and } ( \text{not } Q_3 ) \text{ OR } ( x \text{ and } ( \text{not } Q_3 ) ) );$$

end if;


end process;

end dataflow;

### → Sequence detector:

A sequence detector is a sequential state machine which takes input string of bits and generates an output 1 whenever the required sequence is detected.

e.g. 1010 sequence detector



A = 00  
B = 01  
C = 10  
D = 11

P.S	N.o.S	
	X = 0	X = 1
A	A, 0	B, 0
B	C, 0	B, 0
C	A, D	D, 0
D	C, 1	B, 0

(State table)

make excitation table  
and transition table.

### Code:

```

library ieee;
use ieee_std_logic_1164.all
use ieee_std_logic_arith.all
entity sequencedet is
port(x : in std_logic;
      reset : in std_logic;
      y : out std_logic);
end sequencedet;

architecture behavir of seqdet is
type state is (A,B,C,D);
signal ps, ns : state;
begin
begin,
process(reset)
begin
if reset = '1' then
  ps <= A
else
  ps <= ns;
end if;
end process;

process(ps,x)
begin
case ps is
when A =>
  if x='0' then
    ns <= A; y <= '0'
  else if x='1' then
    ns <= B; y <= 0
  end if;

when B =>
  if x='0' then
    ns <= C; y <= 0
  else if x='1' then
    ns <= B; y <= 0
  end if;

when C =>
  if x='0' then
    ns <= ; y <= 0
  end if;
end if;
end process;

```

### Mealy Model :

- For Non overlap, move last bit to reset
- For 1 bit Non Overlap, compare the last bit to 1 bit state
- For 2 bit Non Overlap compare last 2 bits to 2 bit state  
if not similar then to 1 bit state  
and so on

### Moore Model :

- For N0, compare last bit to 1 bit state
- For 1 bit N0L compare last 2 bit to 2 bit states, then 1 bit and so on
- For 2 bit N0L compare the last 3 bit to 3 bit state, 2 bit and so on