Design Units

- Elements that make large scale design modelling easier
- Nominal propagation delays, min-max delays, setup and hold time constraints and spike detection can be described naturally.
- Generic Design
- Back Annotation
- Capability of defining new datatypes

Hardware Abstraction

- External View: Interface of device through which it communicate
- Internal View:
 - Functionality

This is Called Entity

```
Design units are used to describe Entity, types
of design units:

# Entity Declaration (P.D. E.)

# Architecture Body (S.D.U.)

# configuration Declaration (P.D.U.)

# Rackage Declaration (P.D.U.)

# Rackage Body (S.D.U.)

> P.D.U. can exist on its own.

S.D.U. can't exist on its own and it is

not possible to analyze it before P.D.U.
```

Figure 1: Design Units

Entity Modelling

Declaration [External Value]

+

Architecture Body [Internal View]

- Entity has one external view and one or more internal views
- Hardware Device may be represented by on or more entites

Entity Declaration

- Entity Consists of only ports
- Specifies name of entity being modelled and list of set inerface ports

Specifies name of entity being modelled and list of set of interface ports.

Poits are signals with which entity communicates with other models in its external enviousment.

entity HALF_ADDER is post (A, B: in BIT; sum, carry: out BIT);

end HALF_ADDER;

Bit can take value 'O' or 'I:

A XI XI SUM

Figure 2: EntityDeclaration

Decoder Example




Figure 3: Decoder Example

Encoder Example




Figure 4: Encoder 4x2

- z(0) in MSB, z(3) is LSB
- y(0) is MSB

another keyword downto

eg.

bit_vector(3 down_to 0):

- z(3) will be MSB, z(0) will be LSB

In entity only I/O ports will be declared

• Internal Signals will not be declared in entity block

Architecture Body

```
REPRESTATION STYLES
       interconnection of components

STRUCTURAL

consument aisignment statments.

DATAFLOW
  As sequential assignment statments
BEHAVIORAL
   combination of above three.
STRUCTURAL STYLE OF MODELLING
 architecture HA_STRUCT
     component XOR2
         port (x, y: in BIT; Z: out BIT);
       end component;
     component AND2
         port (L, M: in BIT; M: out BIT);
       end component;
      begin
         XI: XOR2 portmap (A, B, SUM);
          A1: AND2 postmap (A, B, CARRY);
      end HA-STRUCT;
```

Figure 5: Architecture Body

Styles of repr

- Structural:
 - interconnection of components
- DataFlow:
 - concurrent assignment statements
- Behavioral:
 - sequential assignment
- Combination of all

Structural Style Of Modelling

Half Adder

```
architecture Half_adder of HALF_ADDER is
  component XOR2
     port (x, y: in BIT; z: out BIT);
  end component;

component AND2
    port(L, M: in BIT; N: out BIT);
  end component;

begin
    X1: XOR2 portmap(A, B, SUM);
    A1: AND2 portmap(A, B, CARRY);
  end Half_adder;
```

Internal Signal

Encode and Decoder Example

```
Axchitecture body has 2 parts
  · Declaritive
  · statment

    XOR2 $ AND2 may be predifined or they will
later be bound to components in Library.

 · XI & AI and labels for component instantiation
 · Seperate Entity models are/may be required
   for XOR2 & AND2.
 architecture ENL ARC of ENCODER4X2 is
   component orz is
       port (LI, LZ: in BIT; L3: out BIT);
    end component;
   component AND2 is
       port (NI, N2: in BIT; N3: out BIT);
     end component;
    component OR4 is
       port ( MI, M2, M3, M4 : im BIT;
                    MS: out BIT);
      end component;
signal AI, A2, A3: BIT;
                                                     12
   PO: OR2 portmap (Z(1), Z(3), A1);
        OR2 pertmap (Z(2), Z(3), A2);
    PI:
    P2: AND2 portmap (A1, ENABLE, Y(1));
   P3: ARM AND 2 portmap (A2, ENABLE, Y(O));
        OR4 portmap (z(1), z(2), z(3), z(4), A3);
    P4:
   PS: AND2 portmap (A3, ENABLE, A);
   end EN- ARC;
 architecture DEC_STR is DECODER 2X4 is
    component INV
        port (PIN: in BIT; POUT: out BIT);
    end component;
    component NAND3
      port ( DO, DI, D2 : in BIT; D2 : out BIT);
     and component;
     signal ABAR, BBAR; BIT;
```

NO: NANDS pert map (ABAR, BBAR, ENABLE, Z(1)); NI: NANDS pert map (ABAR, B, ENABLE, Z(1));

VO: INV port map (A, ABAR); VI: INV port map (B, BBAR);

begin

```
N2: NANDS port map (A, BBAK, ENABLE, 2(2)),
N3: NAND3 portmap (A, B, ENABLE, Z(3));
  and DEC-STR;
Name of architecture body is DEC_STR and it is
associated with entity declaration with The name DECODES
2X4 therefore it inherits the list of interface ports from that entity declaration. Signals ABAR and BBAR represent wires which are used to connect the various
components that form decoder. Scope of these signals is
restricted to architecture body therefore there signals
are not visible outside the architecture body.
 POSITIONAL ASSOCIATION IS USED
                             MODELLING DESCRIBES
 STRUCTURAL STYLE OF
 ONLY INTERCONNECTION OF COMPONENTS WITHOUT
  IMPLYING ANY BEHAVIOUR OF COMPONENT
  THEMSELVES NOR OF THE ENTITY THAT THEY
  COLLECTIVELY REPRESENT
```

DataFlow Style of Modelling

- Entity is expressed using concurrent signal assignment statments
- Structure of entity is not specified explicitly byt can be deduced implicitly architecture HA_concurrent of HALF_ADDER is begin

```
SUM <= A XOR B after 8ns;
Carry <= A AND after 4ns;
end HA_concurrent
```

- concurrent signal assignment are executed when there is ann envent on any signal on RHS
- To include time delay 'after' clause is used. architecture HS_concurrent of HALF_SUBTRACT is :

```
architecture HS_concurrent of HALF_SUBTRACT is
signal BBAR;
begin
   DIFF <= A xor B after 8ns;
   BORROW <= A and BBAR;
   BBAR <= not B;
end HS_concurrent;</pre>
```

• order of writing doesn't matter, since all events are executed

Behavioral Style

• Statements are executed sequentially in a specified order

Syntax

```
process (sensitivity list)
   begin
   --
   --
   end process
```

Mixed Style




Figure 6: Mixed Style of Modelling

Configuration Declaration

- Used to select one of possibly many architecture bodies:
 - change archtecture within same code
- To bind components used in the architecture body:
 - components is the xerox copy of component
 - used to bind component to entity

Package Declaration

- used to sotre a set of common declaration such as components, tupes, procedures and functions.
- **use* keyword

Package body

- used with package declaration
- used to store the definition of functions in the corresponding package declaration