

Experiment 5

Aim: Design using dataflow and behavioral modelling

- 4bit binary to gray code conversion
- 4bit gray to binary code conversion

Software Used: ModelSim

To 4-bit binary to Gray Code:


Gray code system is a binary number system in which every successive pair of numbers differs in only one bit. It is used in application in which the normal sequence of binary no.s generated by the hardware may produce an error or ambiguity during the transition from one no. to the next

$$G_3 = B_3$$

$$G_2 = B_3 \oplus B_2$$

$$G_1 = B_2 \oplus B_1$$

$$G_0 = B_1 \oplus B_0$$



BINARY CODE				GRAY CODE			
B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	1	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1
1	1	0	0	1	0	1	0
1	1	0	1	1	0	0	1
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	1

II. 4bit Gray to Binary Code:

Converting gray code back to binary code can be done in a similar manner.


Let B_3, B_2, B_1, B_0 be the binary bits with B_3 as LSB & B_0 as MSB. Similarly G_3, G_2, G_1, G_0 are Gray codes with G_0 as LSB & G_3 as MSB.

$$B_3 = G_3$$

$$B_2 = G_3 \oplus G_2$$

$$B_1 = G_3 \oplus G_2 \oplus G_1$$

$$B_0 = G_3 \oplus G_2 \oplus G_1 \oplus G_0$$



GRAY CODE				BINARY CODE			
G_3	G_2	G_1	G_0	B_3	B_2	B_1	B_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1
1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1

III: BCD to Excess 3:

Excess-3 binary code is an unweighted self complementary BCD code.


Self complementary property means that the 1's complement of an excess-3 number is the excess 3 code of the 9's complement of the corresponding decimal number. The property is useful since a decimal no. can be 9's complemented as easily as a binary no. can be 1's complemented just by inverting all bits.

$$w = A + BC + BD$$

$$x = B'C + B'D + BC'D'$$

$$y = CD + C'D'$$

$$z = D'$$



[illegible]

Codes

1. Binary To Gray Code Converter

Dataflow

```
library ieee;
use ieee.std_logic_1164.all;

entity bin2gray is
port(b: in std_logic_vector (3 downto 0);
      y: out std_logic_vector (3 downto 0));
end bin2gray;

architecture arch_bin2gray of bin2gray is
begin
    y(3) <= b(3);
    y(2) <= b(3) xor b(2);
    y(1) <= b(2) xor b(1);
    y(0) <= b(1) xor b(0);
end arch_bin2gray;
```

Behavioral

```
library ieee;
use ieee.std_logic_1164.all;

entity bin2gray_behav is
port(b: in bit_vector (3 downto 0);
      y: out bit_vector (3 downto 0));
end bin2gray_behav;

architecture arch_bin2gray_behav of bin2gray_behav is
begin

process(b)
begin
    y(3) <= b(3);
    for i in 3 downto 1 loop

        if ( b(i) = b(i-1)) then y(i-1) <= '0';
        elsif ( b(i) /= b(i-1)) then y(i-1) <= '1';
        end if;
    end loop;
end process;

end arch_bin2gray_behav;
```

2. Gray Code to Binary Converter

Dataflow

```
library ieee;
use ieee.std_logic_1164.all;

entity gray2bin is
port(g: in std_logic_vector (3 downto 0);
      b: out std_logic_vector (3 downto 0));
end gray2bin;

architecture arch_gray2bin of gray2bin is
begin
    b(3) <= g(3);
    b(2) <= g(3) xor g(2);
    b(1) <= g(3) xor g(2) xor g(1);
    b(0) <= g(3) xor g(2) xor g(1) xor g(0);
end arch_gray2bin;
```

Behavioral

```
library ieee;
use ieee.std_logic_1164.all;

entity gray2bin_behav is
port(g: in bit_vector (3 downto 0);
      b: inout bit_vector (3 downto 0));
end gray2bin_behav;

architecture arch_gray2bin_behav of gray2bin_behav is
begin

process(g)
begin
    b(3) <= g(3);

    for i in 2 downto 0 loop
        if ( b(i+1) = g(i)) then b(i) <= '0';
        elsif ( b(i+1) /= g(i)) then b(i) <= '1';
        end if;
    end loop;
end process;
end arch_gray2bin_behav;
```

3. BCD to Excess-3

Dataflow

```
library ieee;
use ieee.std_logic_1164.all;

entity bcd2excess3 is
port(bcd: in std_logic_vector (3 downto 0);
      e3: out std_logic_vector (3 downto 0));
end bcd2excess3;

architecture arch_bcd2excess3 of bcd2excess3 is
begin
e3(3) <= bcd(3) or (bcd(2) and (bcd(1) or bcd(0)) );
e3(2) <= ( (not bcd(2)) and (bcd(1) or bcd(0)) ) or ( bcd(2) and
(not bcd(1)) and (not bcd(0)) );
e3(1) <= bcd(1) xnor bcd(0);
e3(0) <= not bcd(0);
end arch_bcd2excess3;
```

Behavioral

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity bcd2excess3 is
port(bcd: in std_logic_vector (3 downto 0);
      e3: out std_logic_vector (3 downto 0));
end bcd2excess3;

architecture arch_bcd2excess3 of bcd2excess3 is
begin
  with bcd select
    e3 <= "0011" WHEN "0000",
          "0100" when "0001",
          "0101" when "0010",
          "0110" when "0011",
          "0111" when "0100",
          "1000" when "0101",
          "1001" when "0110",
          "1010" when "0111",
          "1011" when "1000",
          "1100" when "1001",
          "1101" when "1010",
          "1110" when "1011",
```

```

        "1111" when "1100",
        "0000" when "1101",
        "0001" when "1110",
        "0010" when others;
end arch_bcd2excess3;

```

Outputs

1. Binary To Gray Code Converter

Dataflow




Figure 1: Dataflow Style of Modelling

Behavioral




Figure 2: Behavioral Style of Modelling

2. Gray Code to Binary Converter

Dataflow




Figure 3: Dataflow style of Modelling

Behavioral




Figure 4: Behavioral Style of Modelling

3. BCD to Excess-3

Dataflow




Figure 5: Dataflow Style of Modelling

Behavioral




Figure 6: Behavioral Style of Modelling