
Experiment -1

Aim: - Design all gates using VHDL.

1. OR gate


```
Code:-
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity dee or is
       port(
              a: in STD_LOGIC;
              b: in STD_LOGIC;
              z: out STD LOGIC
         );
end dee or;
--}} End of automatically maintained section
architecture Behavioral of dee_or is
begin
      z \le a or b;
end Behavioral;
```



2. AND gate


Output:-

end Behavioral;




3. NOT gate

```
Code:-
```



4. NAND gate


```
Code:-
```



5. NOR gate

Output:-

end Behavioral;



6. EX-OR gate


```
Code:-
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity dee_exor is
       port(
              a: in STD LOGIC;
              b: in STD_LOGIC;
              z : out STD_LOGIC
         );
end dee exor;
--}} End of automatically maintained section
```

architecture Behavioral of dee exor is

begi


 $z \le a \text{ xor } b$;

end Behavioral;



7. EX-NOR gate

```
Code:-
```



Experiment - 2


- Aim: Write VHDL programs for the following circuits, check the wave forms and the hardware generated
 - i) half adder
 - ii) full adder

1. Half-adder

```
Code :-
```

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity \dee half-adder\ is
       port(
              a: in STD LOGIC;
              b: in STD_LOGIC;
              sum: out STD LOGIC;
              carry: out STD_LOGIC
          );
end \dee half-adder\;
--}} End of automatically maintained section
architecture Behavioral of \dee half-adder\ is
begin
       sum \le a xor b;
       carry <= a and b;
end Behavioral;
```

Output :-



2. Full-adder


Code :-

--}} End of automatically maintained section

architecture Behavioral of \dee_full-adder\ is begin

```
sum<= a xor b xor ci;
cout <= (a and b) or (b and ci) or ( a and ci);</pre>
```

end Behavioral;



Experiment - 3

- **Aim :-** Write VHDL programs for the following circuits, check the wave forms and the hardware generated
 - i) half subtractor
 - ii) full subtractor


1. Half-subtractor

```
Code :-
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity dee_half_sub is

port( a : in STD_LOGIC;
b : in STD_LOGIC;
D : out STD_LOGIC;
Bo : out STD_LOGIC
);
end dee_half_sub;
--}} End of automatically maintained section architecture Behavioral of dee_half_sub is begin

D<=a xor b;
Bo<= (not a) and b;
end Behavioral;
```




2. Full-subtractor

Code :-

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity dee_full_sub is
       port( a : in STD_LOGIC;
              b: in STD LOGIC;
              bi: in STD_LOGIC;
              D: out STD_LOGIC;
              Bo: out STD LOGIC
         );
end dee full sub;
--}} End of automatically maintained section
architecture Behavioral of dee_full_sub is
begin
      D<= a xor b xor bi;
       Bo\leq= ((not a) and b) or ((not a) and bi) or (bi and b);
```

end Behavioral;



Experiment – 4

AIM: Write a VHDL program for the converting bits in following ways and check the waveforms generated.


1.Binary to Gray
2.Gray to Binary

CODE:-

1. Binary to gray

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity binary gray is
        port(
               b0: in STD LOGIC;
               b1: in STD LOGIC;
               b2: in STD LOGIC;
               b3: in STD LOGIC;
               g0: out STD LOGIC;
               g1: out STD LOGIC;
               g2: out STD LOGIC;
               g3: out STD_LOGIC
end binary_gray;
--}} End of automatically maintained section
architecture behavioral of binary gray is
begin
g0 \le b0;
g1 \le b0 \text{ xor } b1;
g2 \le b1 \text{ xor } b2;
g3 \le b2 \text{ xor } b3;
end behavioral;
```

OUTPUT:-




2.Gray to Binary

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity GRAY BINARY is
      port(
            G0: in STD LOGIC;
            G1: in STD LOGIC;
            G2: in STD LOGIC;
            G3: in STD LOGIC;
            B0 : out STD LOGIC;
            B1: out STD LOGIC;
            B2: out STD LOGIC;
            B3: out STD LOGIC
end GRAY BINARY;
--}} End of automatically maintained section
architecture BEHAVIORAL of GRAY BINARY is
begin
     B0 <= G0;
     B1<=B0 XOR G1;
```

B2<=B1 XOR G2; B3<= B2 XOR G3;

end BEHAVIORAL;

OUTPUT:-



Experiment - 5


Aim :- Write a VHDL program for a comparator and check the wave forms.

```
Code:-
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity comparator is
       port( a : in STD_LOGIC;
              b: in STD_LOGIC;
              y1 : out STD LOGIC; -- y1=(a>b)
              y2 : out STD LOGIC; -- y2= (a=b)
             y3: out STD LOGIC -- y3 = (a < b)
         );
end comparator;
--}} End of automatically maintained section
architecture Behavioral of comparator is
begin
      process(a,b)
      begin
            if a='0' and b='0' then
              v1 <= '0';
                                                             -y1=(a>b)
                                                             -- y2= (a=b)
              y2<='1';
              y3<='0';
                                                             -- y3 = (a < b)
            elsif a='0' and b='1' then
              y1 <= '0';
```

```
y2<='0';
        y3<='1';
      elsif a='1' and b='0' then
        y1<='1';
        y2<='0';
        y3<='0';
      elsif a='1' and b='1' then
        y1<='0';
        y2<='1';
        y3<='0';
      else
        y1<='0';
        y2<='0';
        y3<='0';
end if;
end process;
```

Output :-

end Behavioral;




Experiment – 6

Aim :- Write a VHDL program for BCD to 7 segment display and checks the waveform.

Code:-

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity bcd 7seg is
Port (b0,b1,b2,b3: in STD LOGIC;
a,b,c,d,e,f,g: out STD LOGIC);
end bcd_7seg;
architecture Behavioral of bcd 7seg is
begin
a <= b0 OR b2 OR (b1 AND b3) OR (NOT b1 AND NOT b3);
b <= (NOT b1) OR (NOT b2 AND NOT b3) OR (b2 AND b3);
c \le b1 \text{ OR NOT } b2 \text{ OR } b3;
d <= (NOT b1 AND NOT b3) OR (b2 AND NOT b3) OR (b1 AND NOT b2 AND b3) OR (NOT b1 AND b2) OR
e <= (NOT b1 AND NOT b3) OR (b2 AND NOT b3);
f \le b0 \text{ OR (NOT b2 AND NOT b3) OR (b1 AND NOT b2) OR (b1 AND NOT b3);}
g <= b0 OR (b1 AND NOT b2) OR ( NOT b1 AND b2) OR (b2 AND NOT b3);
end Behavioral;
```

. . .



Experiment - 7


Aim :- Write a VHDL program for a 4 bit multiplexer and check the wave forms.

```
Code:- Using selective statement
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity selective mux4 is
       port(
              sel: in STD_LOGIC_VECTOR(1 DOWNTO 0);
              a:in STD_LOGIC;
              b: in STD_LOGIC;
              c:in STD_LOGIC;
              d: in STD_LOGIC;
              z : out STD_LOGIC
         );
end selective mux4;
--}} End of automatically maintained section
architecture Dataflow of selective_mux4 is
begin
```

with sel select

```
z<= a when "00",
b when "01",
c when "10",
d when others;
end Dataflow;</pre>
```

Output:-




Code: using Boolean expression

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity mux4 is
    port(
        i0 : in STD_LOGIC;
        i1 : in STD_LOGIC;
```

```
i2: in STD_LOGIC;
i3: in STD_LOGIC;
s0: in STD_LOGIC;
s1: in STD_LOGIC;
z: out STD_LOGIC

);
end mux4;
--}} End of automatically maintained section
architecture Dataflow of mux4 is
begin
z<=( (not s0 and not s1) and i0 )or ((not s0 and s1) and i1) or ( ( s0 and not s1) and i2) or ( ( s0 and s1) and i3);
end Dataflow;
```




Experiment – 8

AIM :- Write a VHDL program for a 3x8 decoder and check the waveforms.

Code:-

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity deco3 8 is
      port(
            D: in STD LOGIC VECTOR(0 TO 2);
            O: out STD LOGIC VECTOR(0 TO 7)
end deco3 8;
--}} End of automatically maintained section
architecture selective of deco3 8 is
begin
     with D select
     O<= "10000000" when "000",
     "01000000" when "001",
     "00100000" when "010",
     "00010000" when "011",
     "00001000" when "100",
     "00000100" when "101",
     "00000010" when "110",
     "00000001" when "111",
     "00000000" when others;
```

end selective;



Experiment – 9

AIM :- Write a VHDL program for T-flipflop and check the waveforms.

```
Code:-
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity T flipflop is
      port(
             p: in STD LOGIC;
             c: in STD LOGIC;
             clk: in STD LOGIC;
             t: in STD LOGIC;
             q: inout STD LOGIC;
             qb: inout STD LOGIC
end T flipflop;
--}} End of automatically maintained section
architecture behavioral of T flipflop is
begin
      process(clk,p,c)
      begin
            if (p='0') then
                   q<='1';
                   qb<='0';
            elsif (c='0') then
                   q < = '0';
                   qb<='1';
            elsif(p='0') and c='0') then
                   q \le X';
                   qb \le X';
            elsif(clk='0') then
                   if (t='1') then
                         q \le not q;
```

```
qb<=not qb;
else
q<=q;
qb<=not q;
end if;
end if;
end process;
```

end behavioral;

