

## Experiment 5.

Aim: To study the architecture & pin diagrams of 8085 microprocessor.

Theory: 8086 is a 16 bit integer processor in a 40 pin, Dual In-line Packaged IC. The internal architecture of Intel 8086 is divided into 2 units:-

- a) Bus Interface Unit (BIU)
- b) Execution Unit (EU)

I. The Bus Interface Unit: It provides the interface of 8086 to external memory & I/O devices via the system bus. It performs the following functions:-

- Generates the 20 bit physical address for memory access
- It fetches instructions from the memory.
- It transfers data to & from the memory & I/O.
- Maintains the 6 byte prefetch instruction queue.

BIU mainly consists of:

1. 4 segment registers
2. Instruction Pointer.
3. Prefetch queue.
4. Address Generation circuit.

a. Code segment register (CS): It holds the Base address for the code segment. All programs are stored in CS & accessed via IP.

b. Data Segment register (DS): It holds the Base address for the Data Segment.

c. Stack Segment register (SS): It holds the Base address for the Stack Segment.

d. Extra Segment Register (ES): It holds the Base address for the Extra Segment.

## Instruction Pointer :-

- It is a 16 bit register. It holds offset of the next instruction in the code segment.
- It is incremented after every instruction byte is fetched.
- CS is multiplied by 10H to give 20 bit Physical address of code segment.
- Address of next Instruction is calculated as:  $CS \times 10H + IP$ .

## 6 Byte Pre-Fetched Queue :-

- It is a 6 byte queue (FIFO).
- Gets flushed whenever a branch instruction occurs.
- Fetching the next instruction (by BW from CS) while executing the instruction is called pipelining.

## Address Generation Circuit :-

Generates 20 bit Physical address using segmented and offset address using the formula -

$$PA = SA \times 10H + OA.$$

## II. The Execution Unit (EU)

Main components of EU are General Purpose registers, ALU, Special purpose registers, Instruction Registers and Instruction Decoders. Flag/Status registers.

1. General Purpose Registers :- 8086 has 4, 16 bit GPRs - AX, BX, CX, DX. These store intermediate value during execution. Each of them have two 8 bit parts (higher & lower).

1. AX Register :- It holds the op & results during multiplication & division op. Also an accumulator for string.

2. BX register :- It holds the memory address in Indirect Add. mod.

3. CX register :- It holds the count for instruction like loop, rotate, shift & string operation.

4. DX register :- Used with AX to hold 32 bit values during multiplication & division.



b. Arithmetic Logic Unit (ALU) 16 bit:

It performs 8 & 16 bit arithmetic & logic operations

c. Special Purpose Registers (16 bit)

1. Stack Pointer: Points to stack top. Stack is in stack segment, used during inst. like PUSH, POP, CALL, RET, etc.

2. Base Pointer: It holds the offset address of any location in the stack segment. Used to access random location of stack.

3. Source Index: It holds the offset address in data segment during string operations.

4. Destination Index: It holds offset address in Extra segment during string operations.

d. Instruction Register & Instruction Decoder:

- EU fetches an opcode from queue into the Inst. Register.
- The Decoder decodes it & sends the info to the control circuit for ex.

e. Flag/Status Registers: It has 9 flags that helps change or recognise the state of microprocessor.

6 Status Flag:

- a. Carry Flag (CF)
- b. Parity Flag (PF)
- c. Auxiliary Flag (AF)
- d. Zero Flag (Z)
- e. Sign Flag (S)
- f. Overflow Flag (O)

} are updated after every arithmetic & logic operation

3 Control Flag:


- a. Trap flag (TF)
- b. Interrupt flag (IF)
- c. Direction flag (DF)

} These are used to control certain operations. They can be set or reset using control Inst.

MEMORY INTERFACE




BIU

Instruction Stream Byte Queue




CONTROL SYSTEM

EU



# PIN DIAGRAM



MAX  
MODE

MIN  
MODE

## PIN DIAGRAM FOR 8086.

8086 uses a 5V DC supply for its operation. It uses 20 line address bus, 16 line data bus.

AD<sub>0</sub> - AD<sub>15</sub> :- Address/Data Bus. These are low order address bus which are multiplexed with data. When transmitting memory address, AD is replaced with A and when data, then AD with D.

A<sub>16</sub> - A<sub>19</sub> :- High order address bus. These are multiplexed with status signals.

S<sub>2</sub>, S<sub>1</sub>, S<sub>0</sub> :- Status pins. These pins are active during T<sub>4</sub>, T<sub>1</sub>, & T<sub>2</sub> states and is returned to passive state access control signals.

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Characteristics
0	0	0	Interrupt Acknowledge
0	0	1	Read I/O Port
0	1	0	Write I/O Port
0	1	1	Halt
1	0	0	code Access
1	0	1	Read memory
1	1	0	Write memory
1	1	1	Passive State



A<sub>16</sub>/S<sub>3</sub>, A<sub>17</sub>/S<sub>4</sub>, A<sub>18</sub>/S<sub>5</sub>, A<sub>19</sub>/S<sub>6</sub>: Specified address lines code are multiplexed with corresponding status signals.

A <sub>17</sub> /S <sub>4</sub>	A <sub>18</sub> /S <sub>5</sub>	Function
0	0	Extra Segment Access
0	1	Stack Segment Access
1	0	Code Segment Access
1	1	Data Segment Access

BHE '1/S<sub>7</sub>: Bus High Enable/Status. When T<sub>1</sub> is low, it is used to enable data onto the most significant half of data bus, D<sub>31</sub>-D<sub>16</sub>. 8 bit device connected to upper half of data bus use BHC (active low) signal. It is multiplexed with status signal S<sub>7</sub>. S<sub>7</sub> signal is available during T<sub>2</sub>, T<sub>3</sub> & T<sub>4</sub>.

RD': This is used for read operation. It is an active low output signal.

READY': This is the acknowledgement from the memory or slow device that they have completed data transfer. It is an active high signal.

INTR': Interrupt Request. This is triggered input. This is an active high signal & is synchronized internally.

NMI': Non Maskable Interrupt. This is edge triggered input which results in a type II interrupt.

INTA': Interrupt Acknowledge. It is active low during T<sub>2</sub>, T<sub>3</sub> & T<sub>4</sub> of each interrupt acknowledge cycle.

MN/MX': Minimum/Maximum. This pin signal indicates what mode the process will operate in.

RD '6T, RD '6T<sub>0</sub>: Request / Grant. These pins are used by local bus masters used to force the microprocessor to release the local bus at the end of processor's current bus cycle.

LOCK': Active low pin. It indicates that other system bus masters have not been allowed to gain control of the system bus while active.

TEST': This is examined by a 'WAIT' instruction. If this pin goes low, execution will continue, else the processor remain idle state.

CLK': Clock input. It provides the basic timing for the processing operations & bus control activity.

RESET': This pin requires the microprocessor to terminate its present activity immediately.

V<sub>CC</sub>: Power Supply (5V DC)

GND: GROUND PIN

QS<sub>1</sub>, QS<sub>0</sub>: Queue Status. These signals indicate the status of the internal 8086 instruction queue according to the table:

QS <sub>1</sub>	QS <sub>0</sub>	STATUS
0	0	No operation
0	1	First byte of opcode from queue
1	0	Empty the queue
1	1	Subsequent byte from queue

DT/R: Data Transmit/Receive. It is required in minimum system that want to use an 8286 or 8287 data bus transceiver.

DEN: Data Enable. This pin provides as an output enable for 8286/8287. This pin in a min system which uses transceiver. It is active low during each memory & I/O access & for INTA cycles.

HOLD/HLDA: It indicates that another master has requested a local bus. It is an active high signal. The  $\mu$ processor receiving the hold request will issue HLDA (high) as an acknowledgment in middle of a  $T_4$  or  $T_1$  clock.

ALE: Address Latch Enable. ALE is provided by the  $\mu$ processor to latch the address onto 8282 or 8283 address latch. It is an active high pulse during  $T_1$  of any bus cycle. It is never floated, is always integer.

Result: The architecture & pin diagram of 8086  $\mu$ processor was studied.