
# IMPONATION .

flim:- To design a traffic light controller using VMDL Seftuare Used: Model Sons

Theory 5

A simple traffic light controller can be implemented by a state machine that has a state diagram as shown.

Firite State Machine



It states progress according the value of the Timein used. When the value of the Timein reaches a specific value, that state of system changes.

The states are defined in lows of output Timey goes from 0 to 100 and is rused to 0. Each light is Programmed to eun as follous: 1º It is Green for 20s ? It is yellow for 55 During this time all other lights ruman RED ... block Diagram. A set of 4 traffic lights have been designed for a 4 junction Physical REPRESENTATION Traffic fight

# State Table

Time	Current	Next	Output
(input)	State	State	1
0	S0	S0	1234
20	SO	S1	1234
25	S1	<b>S2</b>	234
45	<b>S2</b>	<b>S3</b>	1234
50	<b>S3</b>	<b>S4</b>	1234
70	<b>S4</b>	<b>S</b> 5	1234
75	<b>S5</b>	<b>S6</b>	1234
95	<b>S6</b>	<b>S</b> 7	1234
100	<b>S</b> 7	SO	1234

Figure 1: State Table

The color in output represents output light.

time = 0 after time becomes 100.

1

#### Codes

#### 4 way traffic light controller

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity traffic is
    port(
        clk : in STD_LOGIC;
            green: out std_logic_vector(3 downto 0);
        yellow: out std_logic_vector(3 downto 0);
        red: out std_logic_vector(3 downto 0)
         );
end entity traffic;
architecture trafficA of traffic is
type state_type is (s0, s1, s2, s3, s4, s5,s6,s7); -- defined state for each combination possible
signal state : state_type := s0; -- initial state is s0
signal count : integer := 0; -- represents time
        signal lights: std_logic_vector(11 downto 0); -- a vector that represents a state
begin
    STATEpro : process(state)
        begin
            case state is
                 when s0 => lights <= "001100100100";
                 when s1 => lights <= "010100100100";
                 when s2 => lights <= "100001100100";
                 when s3 => lights <= "100010100100";
                 when s4 => lights <= "100100001100";
                 when s5 => lights <= "100100010100";
                 when s6 => lights <= "100100100001";
                 when s7 => lights <= "100100100010";</pre>
                 when others => lights <= lights;</pre>
            end case;
        end process;
    LT : process(clk)
         begin
        case count is
            when 0 \Rightarrow \text{state} \leq s0; count \leq \text{count} + 1;
            when 20 => state <= s1; count <= count + 1; -- 1st green ends
            when 25 => state <= s2; count <= count + 1; -- 1st yellow ends
            when 45 => state <= s3; count <= count + 1; -- 2nd green ends
            when 50 => state <= s4; count <= count + 1; -- 2nd yellow ends
            when 70 => state <= s5; count <= count + 1; -- 3rd green ends
            when 75 => state <= s6; count <= count + 1; -- 3rd yellow ends
            when 95 => state <= s7; count <= count + 1; -- 4th green ends
            when 100 => count <= 0; -- 4th yellow ends
            when others => count <= count + 1;
        end case;
        green(3) <= lights(0);</pre>
        yellow(3) <= lights(1);</pre>
        red(3) <= lights(2);
        green(2) <= lights(3);</pre>
        yellow(2) <= lights(4);</pre>
        red(2) <= lights(5);
        green(1) <= lights(6);</pre>
        yellow(1) <= lights(7);</pre>
        red(1) <= lights(8);
        green(0) <= lights(9);</pre>
        yellow(0) <= lights(10);</pre>
        red(0) <= lights(11);
         end process;
end architecture trafficA;
```

#### Testbench

```
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
ENTITY controller_tb IS
END controller_tb;
ARCHITECTURE behavior OF controller_tb IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT traffic
    PORT(
         clk : IN std_logic;
         green : OUT std_logic_vector(3 downto 0);
         yellow : OUT std_logic_vector(3 downto 0);
         red : OUT std_logic_vector(3 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal clk : std_logic := '0';
   signal green : std_logic_vector(3 downto 0);
   signal yellow : std_logic_vector(3 downto 0);
   signal red : std_logic_vector(3 downto 0);
   constant clk_period : time := 2 ns;
BEGIN
   uut: traffic PORT MAP (
          clk => clk,
          green => green,
          yellow => yellow,
          red => red
        );
   clk_process :process
   begin
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk_period/2;
   end process;
END;
```

## Output




Figure 2: Output of Traffic Light

## Result

A traffic light controller was desgined and implemented via VHDL. Output was thus obtained.