
# Part I


## 2. Both Signals

When both signals are low, there is no change to the RAM module or output when the clock goes high.


#### 5. Schematic




## 6. Testing



Questions				
1. What happens if you don't	turn Enable off be	fore updating	X and Y?	
Depending on the implementation, it could create a trail of the old square				
2. What happens if you turn E	Enable off before 2	56 clock cycle	s have passed?	
The square would just be incomplete as no more pixel inputs are accepted	l after enable is off			
3. What happens if you turn F	Reset on While Fnak	nle is on?		
The screen would stay black because of reset	veset on wille that	JIE IS OII:		
,			1	
1. Datapath Schematic		- Enga	ble-draw	1
Én		40		· X
X in	) regis	785	MODEL	(\
X 10 1				
	a registe	r	Adden	Y_ c
			h	
\/ \				
A - change			colour	<u> </u>
r - change -			1000	
oad X and Y in when enable is low				




Do arithmetic when enable is high




#### 2. FSM Tests

First state is loading X and Y state



All other states up to 1 0000 0000 give correct X and Y displacement and enable signal



## 3. FSM Tests

