



CS2200 Systems and Networks Spring 2024

Lecture 19: Memory Hierarchy pt 2

> Alexandros (Alex) Daglis School of Computer Science Georgia Institute of Technology adaglis@gatech.edu

Lecture slides adapted from Bill Leahy and Charles Lively of Georgia Tech

# Modern memory hierarchy




Figure 9.2: The entire memory hierarchy stretching from processor registers to the virtual memory.

## Modern memory hierarchy





Figure 9.2: The entire memory hierarchy stretching from processor registers to the virtual memory.


# Cache Organizations


Direct mapped


Fully associative

Set associative













Direct
Mapped
only one location


















- 1. word-addressable memory
- 2. each cache block entry is a word



3 2 1 0

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	

Example: 4-bit memory address



- 2. each cache block entry is a word
- 0 1 2 3 4 5 6 7


Cache

Given a memory address,


What is the numerical value of cache index?

An address' index tells me which **set** of the cache is the cache block's home location

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	_



- 1. word-addressable memory
- 2. each cache block entry is a word




Given a memory address, What is the numerical value of cache index?

6


0

An address' index tells me which **set** of the cache is the cache block's home location

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	_



- 1. word-addressable memory
- 2. each cache block entry is a word



Cad


Given a memory address, What is the numerical value of cache index?

6


0

An address' index tells me which **set** of the cache is the cache block's home location

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	





- 1. word-addressable memory
- 2. each cache block entry is a word




Given a memory address, What is the numerical value of cache index?

An address' index tells me which **set** of the cache is the cache block's home location







- Compulsory
  - first time an address is requested

- Compulsory
  - first time an address is requested
- Capacity
  - block used to be in cache but was removed because cache got full

- Compulsory
  - first time an address is requested
- Capacity
  - block used to be in cache but was removed because cache got full
- Conflict
  - block used to be in cache but was removed because target cache set got full

- Compulsory
  - first time an address is requested
- Capacity
  - block used to be in cache but was removed because cache got full
- Conflict
  - block used to be in cache but was removed because target cache set got full

- Compulsory
  - first time an address is requested
- Capacity
  - block used to be in cache but was removed because cache got full
- Conflict
  - block used to be in cache but was removed because target cache set got full

- Compulsory
  - first time an address is requested
- Capacity
  - block used to be in cache but was removed because cache got full
- Conflict
  - block used to be in cache but was removed because target cache set got full

- Compulsory
  - first time an address is requested
- Capacity
  - block used to be in cache but was removed because cache got full
- Conflict
  - block used to be in cache but was removed because target cache set got full

Memory references: 0, 1, 2, 3, 1, 3, 0, 8, 0, 9, 10

misses

)	mem loc 0
	mem loc 1
)	mem loc 2
	mem loc 3
ı	empty
	empty
;	empty
,	empty

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	

Cache

Memory references: 0, 1, 2, 3, 1, 3, 0, 8, 0, 9, 10


misses

These were compulsory misses.

The data were referenced for the first time.

mem loc u
mem loc 1
mem loc 2
mem loc 3
empty
empty
empty
empty

Cache







These were compulsory misses.


The data were referenced for the first time.

mem loc 0	
mem loc 1	
mem loc 2	
mem loc 3	
empty	
empty	
empty	
empty	

Cache







6


7


Cache

empty

empty

empty





This is also a compulsory miss.  $\neq \mathbf{0}$ 


There are two memory addresses mapping to the same cache entry.

Must replace the old one (0)

mem loc Ø 8
mem loc 1
mem loc 2
mem loc 3
empty
empty
empty
empty

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	

Cache





This is now a conflict miss. O


Cache block 0 used to be in the cache, but was replaced because the previous access to block 8 maps to the same set

, ,
mem loc Ø 8 0
mem loc 1
mem loc 2
mem loc 3
empty
empty
empty
empty


miss


0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	

Cache





Cache






Cache







data

mem loc 0 8

mem loc 1

mem loc 2

mem loc 3

mem loc 3

mem loc 3

mem loc 4

mem loc 4


mem loc 7

mem loc 7

mem loc 1

Cache

We use the part of the memory address that was *not* used as cache index as the <u>tag</u> to <u>label</u> the data in the cache



0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	

Cache


We use the part of the memory address that was *not* used as cache index as the <u>tag</u> to <u>label</u> the data in the cache

tag	data
1	mem loc Ø 8
0	mem loc 1
0	mem loc 2
0	mem loc 3
	empty
	empty
	empty
	empty

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	

Cache

We use the part of the memory address that was *not* used as cache index as the <u>tag</u> to <u>label</u> the data in the cache




tag	data	
1	mem loc Ø 8	
0	mem loc 1	
0	mem loc 2	
0	mem loc 3	
	empty	

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	

Cache


We use the part of the memory address that was *not* used as cache index as the <u>tag</u> to <u>label</u> the data in the cache



0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	

Cache

We use the part of the memory address that was *not* used as cache index as the <u>tag</u> to <u>label</u> the data in the cache



tag	data
1	mem loc Ø 8
0	mem loc 1
0	mem loc 2
0	mem loc 3
	empty
	empty
	empty
	empty

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	

Cache

- At power-up, a cache may contain garbage!
- Tags help disambiguate, not validate

tag	data
1	loc 8
0	loc 1
0	loc 2
0	loc 3
Х	empty
X	empty
X	empty
Х	empty

- At power-up, a cache may contain garbage!
- Tags help disambiguate, not validate

vali	d tag	data
1	1	loc 8
1	0	loc 1
1	0	loc 2
1	0	loc 3
0	Х	empty
0	X	empty
0	Х	empty
0	Х	empty

- At power-up, a cache may contain garbage!
- Tags help disambiguate, not validate

vali	d tag	data
1	1	loc 8
1	0	loc 1
1	0	loc 2
1	0	loc 3
0	Х	empty
0	X	empty
0	Х	empty
0	Х	empty

#### Fields in a Direct Mapped Cache

Valid   Tag   Data	Vali	d Tag	Data
--------------------	------	-------	------

- At power-up, a cache may contain garbage!
- Tags help disambiguate, not validate

	vali	d tag	data
	1	1	loc 8
	1	0	loc 1
	1	0	loc 2
	1	0	loc 3
ı	0	Х	empty
	0	X	empty
	0	X	empty
	0	Х	empty

#### Fields in a Direct Mapped Cache

Valid	Tag	Data
Metadata		Real data

# Incoming – dag2200

# Interpreting memory addresses

#### Memory address

- index = memory addr <u>mod</u> cache size
  - MemAddr = 8 → index = 0 \* Assuming previous
  - MemAddr =  $0 \rightarrow index = 0$  example of 8 cache sets
  - The tag bits will help decide if the block currently present in set 0 is address 0 or 8!
- number of tag bits = memory addr size cache index size

#### What does the cache entry contain?

You have a 64-entry direct-mapped cache with 16-bit word addresses and word-sized (16-bit) cache blocks.

- A. I bit valid flag, 6 bit tag, 10 bit data

  B. I bit valid flag, 10 bit tag, 16 bit data
- C. I bit valid flag, I0 bit tag, 6 bit data
- D. 2 bit valid flag, 12 bit tag, 16 bit data

### Interpreting memory addresses

#### Memory address

- index = memory addr <u>mod</u> cache size
  - MemAddr =  $8 \rightarrow index = 0$
  - MemAddr =  $0 \rightarrow index = 0$
  - The tag bits will help decide if the block currently present in set 0 is address 0 or 8!
- number of tag bits = memory addr size cache index size

Why not the other way around?

→ use the low-order bits for cache tag?

```
Address:
0000
0001
0 1 0 0
index tag
```

#### Address:

0000

0001

0010

0.011

0 1 0 0

010

0110

 $0 \mid 1 \mid 1$ 

index tag

0	1	0	loc 0
1	0	Х	empty
2	0	Х	empty
3	0	X	empty
4	0	Х	empty
5	0	Х	empty
6	0	X	empty
7	0	X	empty

Access address 0

#### Address:

0000

0001

0010

0.011

 $0 \mid 0 \mid 0$ 

010

0 1 1 0

 $\cap$   $\square$ 

index tag

valid	tag	data
-------	-----	------

0	1	0	loc 0
1	0	Х	empty
2	0	Х	empty
3	0	Х	empty
4	0	Х	empty
5	0	Х	empty
6	0	X	empty
7	0	X	empty

Ac	cess	add	lress	0
-		-		

	valid	tag	data
0	1	1	loc ⁄0 1
1	0	Х	empty
2	0	Х	empty
3	0	Х	empty
4	0	Х	empty
5	0	Х	empty
6	0	X	empty
7	0	Χ	empty

**Access address 1** 

#### Address:

0000

0001

 $0 \ 0 \ 1 \ 0$ 

0.011

O I O C

010

 $0 \mid 1 \mid 0$ 

 $0 \mid 1$ 

index tag

valid	tag	data
-------	-----	------

0	1	0	loc 0
1	0	Х	empty
2	0	X	empty
3	0	Х	empty
4	0	Х	empty
5	0	Х	empty
6	0	X	empty
7	0	Х	empty

<b>Access</b>	add	ress	C
---------------	-----	------	---

	valid	tag	data
0	1	1	loc ⁄0 1
1	0	Х	empty
2	0	Х	empty
3	0	Х	empty
4	0	Х	empty
5	0	X	empty
6	0	X	empty
7	0	Х	empty

**Access address 1** 

	valid	tag	aata
0	1	1	loc Ø 1
1	1	0	loc 2
2	0	X	empty
3	0	X	empty
4	0	X	empty
5	0	X	empty
6	0	Х	empty
7	0	X	empty

**Access address 2** 

data

#### Address:

0	0	0	0
0	0	0	
0	0		0
0	0		
$\cap$	Т	$\cap$	$\cap$

0		0
0		

index tag

	valid	tag	data
)	1	0	loc 0
1	0	Х	empty
2	0	Χ	empty
3	0	Х	empty
1	0	Х	empty
5	0	Х	empty
3	0	X	empty
7	0	Х	empty

1	1	loc,0 1
0	Х	empty
	0 0 0	0 X 0 X 0 X 0 X 0 X 0 X

valid tag

	valla	····	aata
0	1	1	loc Ø 1
1	1	0	loc 2
2	0	X	empty
3	0	X	empty
4	0	X	empty
5	0	X	empty
6	0	X	empty
7	0	Х	empty

data

valid tag

	valid	tag	data
0	1	1	loc <sub>/</sub> 0′1
1	0	1	loc <sub>,</sub> 2′3
2	0	X	empty
3	0	X	empty
4	0	X	empty
5	0	X	empty
6	0	X	empty
7	0	X	empty
			-

Access address 0

**Access address 1** 

**Access address 2** 

**Access address 3** 

data

#### Address:

0000

0010

0011

0 1 0 0

010

0 1 1 0

0 | |

index tag

valid	tag	data
1	0	lec 0
0	Х	empty
0	X	empty
0	Х	empty
0	X	empty
	0 0 0 0 0	1 0 0 X 0 X 0 X 0 X 0 X 0 X 0 X

	Valla	tug	aata
0	1	1	loc ⁄0 1
Ì	0	Х	empty
2	0	X	empty
3	0	X	empty
4	0	X	empty
5	4	X	empty
6	0	Х	empty
7	0	Х	empty

valid tag

	valid	tag	data
0	1	1	loc Ø 1
1	1	0	loc 2
2	0	X	empty
3	0	X	empty
4	0	X	empty
5	0	X	empty
6	0	X	empty
7	0	X	empty
-			

	valid	l tag	data
0	1	1	<del>loc</del> 0 1
1	Ú	1	loc <u>2</u> 3
2	0	Х	empty
3	0	Х	empty
4	0	X	empty
5	0	X	empty
6	0	×	empty
7	0	X	empty
		•	•

Access address 0


**Access address 1** 


Access address 2


**Access address 3** 


Cache occupancy if we switch index and tag is BAD!!


→ loss of spatial locality



























#### Hardware



Let us consider the design of a direct-mapped cache for a realistic memory system.

- Assume that the CPU generates a 32-bit byte memory address (i.e., <u>byte-addressable</u> memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.

Memory address

Cache

Index

Cache Tag

Cache Tag Data

	4 bytes

Let us consider the design of a direct-mapped cache for a realistic memory system.

- Assume that the CPU generates a 32-bit byte memory address (i.e., <u>byte-addressable</u> memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.

#### Memory address

Tag Index offset
------------------

Cache **Tag Data** 

 15.6	2 0.00
	4 bytes
 	•••

Let us consider the design of a direct-mapped cache for a realistic memory system.

- Assume that the CPU generates a 32-bit byte memory address (i.e., <u>byte-addressable</u> memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.
- The direct-mapped cache is 64K bytes in size (this is the amount of data that can be stored in the cache), with each cache set containing one word of data.
- Compute the additional storage space needed for the valid bits and the tag fields of the cache.

#### Memory address

Cache Cache Byte Tag Index offset
-----------------------------------

Cache
V Tag Data

	4 bytes
•••	 •••

Let us consider the design of a direct-mapped cache for a realistic memory system.

- Assume that the CPU generates a 32-bit byte memory address (i.e., <u>byte-addressable</u> memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.
- The direct-mapped cache is 64K bytes in size (this is the amount of data that can be stored in the cache), with each cache set containing one word of data.
- Compute the additional storage space needed for the valid bits and the tag fields of the cache.

Memory address

Cache Cache Byte offset

Consider only real data

→ 64k/4=2<sup>14</sup>

rows in cache

V Tag Data
4 bytes
... ...


Cache

Let us consider the design of a direct-mapped cache for a realistic memory system.

- Assume that the CPU generates a 32-bit byte memory address (i.e., <u>byte-addressable</u> memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.
- The direct-mapped cache is 64K bytes in size (this is the amount of data that can be stored in the cache), with each cache set containing one word of data.
- Compute the additional storage space needed for the valid bits and the tag fields of the cache.

Memory address

Cache Tag		Byte offset
Tag	Index	offset




Let us consider the design of a direct-mapped cache for a realistic memory system.

- Assume that the CPU generates a 32-bit byte memory address (i.e., <u>byte-addressable</u> memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.
- The direct-mapped cache is 64K bytes in size (this is the amount of data that can be stored in the cache), with each cache set containing one word of data.
- Compute the additional storage space needed for the valid bits and the tag fields of the cache.

Memory address


Cache Cache Byte
Tag Index offset



lookup


Let us consider the design of a direct-mapped cache for a realistic memory system.


- Assume that the CPU generates a 32-bit byte memory address (i.e., byte-addressable memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.
- The direct-mapped cache is 64K bytes in size (this is the amount of data that can be stored in the cache), with each cache set containing one word of data.
- Compute the additional storage space needed for the valid bits and the tag fields of the cache.



Let us consider the design of a direct-mapped cache for a realistic memory system.


- Assume that the CPU generates a 32-bit byte memory address (i.e., <u>byte-addressable</u> memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.
- The direct-mapped cache is 64K bytes in size (this is the amount of data that can be stored in the cache), with each cache set containing one word of data.
- Compute the additional storage space needed for the valid bits and the tag fields of the cache.






Let us consider the design of a direct-mapped cache for a realistic memory system.


- Assume that the CPU generates a 32-bit byte memory address (i.e., <u>byte-addressable</u> memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.
- The direct-mapped cache is 64K bytes in size (this is the amount of data that can be stored in the cache), with each cache set containing one word of data.
- Compute the additional storage space needed for the valid bits and the tag fields of the cache.






Let us consider the design of a direct-mapped cache for a realistic memory system.

- Assume that the CPU generates a 32-bit byte memory address (i.e., <u>byte-addressable</u> memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.
- The direct-mapped cache is 64K bytes in size (this is the amount of data that can be stored in the cache), with each cache set containing one word of data.
- Compute the additional storage space needed for the valid bits and the tag fields of the cache.






lookup

Metadata

(overhead)

Let us consider the design of a direct-mapped cache for a realistic memory system.

- Assume that the CPU generates a 32-bit byte memory address (i.e., byte-addressable memory).
- Each memory word contains 4 bytes.
- A memory access brings a full word into the cache.
- The direct-mapped cache is 64K bytes in size (this is the amount of data that can be stored in the cache), with each cache set containing one word of data.
- Compute the additional storage space needed for the valid bits and the tag fields of the cache.




 $2^{14}$  \* (1 + 16) additional bits for metadata

32 31

-32-

-1- -16-

# Memory address interpretation when single cache block contains multiple bytes





#### A direct-mapped cache


- A. Has a many-to-one mapping between memory and cache locations
- B. Allows a memory location to be cached wherever there is space in the cache
- C. Is so-called because there is a directory associated with the contents of the cache
- D. Is usually much smaller than any other type of cache organization




# In a direct-mapped cache with a t-bit tag

- A. There is one 1-bit tag comparator for each cache block
- B. There is one t-bit tag comparator for each cache block
- C. There is one I-bit tag comparator for the entire cache
- D. There is one t-bit tag comparator for the entire cache


## Pipelined processor with caches





## Pipelined processor with caches





## Pipelined processor with caches









































## Write-through operation




#### Write-through operation



#### Write-back cache




#### Write-back cache




#### Read miss stalls

```
I1: ld r1,a ;r1 <- memory at a
I2: add r3,r4,r5 ;r3 <- r4 + r5
I3: and r6,r7,r8 ;r6 <- r7 & r8
I4: add r2,r4,r5 ;r2 <- r4 + r5
I5: add r2,r1,r2 ;r2 <- r1 + r2</pre>
```



#### Read miss stalls


```
I1: ld r1,a ;r1 <- memory at a
I2: add r3,r4,r5 ;r3 <- r4 + r5
I3: and r6,r7,r8 ;r6 <- r7 & r8
I4: add r2,r4,r5 ;r2 <- r4 + r5
I5: add r2,r1,r2 ;r2 <- r1 + r2</pre>
```



#### Read miss stalls

```
I1: ld r1,a ;r1 <- memory at a
I2: add r3,r4,r5 ;r3 <- r4 + r5
I3: and r6,r7,r8 ;r6 <- r7 & r8
I4: add r2,r4,r5 ;r2 <- r4 + r5
I5: add r2,r1,r2 ;r2 <- r1 + r2</pre>
```

 We can treat a read-cache-miss in MEM in a similar fashion as we did previously with registers and the busy bits



Execution time = N \* CPI<sub>Avg</sub> \* cycle time

Execution time =  $N * CPI_{Avg} * cycle time$  $CPI_{eff} = CPI_{Avg} * Memory-stalls_{Avg}$ 

```
Execution time = N * CPI<sub>Avg</sub> * cycle time
```

$$CPI_{eff} = CPI_{Avg} + Memory-stalls_{Avg}$$

Execution time = N \* CPI<sub>eff</sub> \* cycle time

```
Execution time = N * CPI<sub>Avg</sub> * cycle time
```

 $CPI_{eff} = CPI_{Avg} + Memory-stalls_{Avg}$ 

Execution time = N \* CPI<sub>eff</sub> \* cycle time

Execution time =  $N * (CPI_{Avg} + M-stalls_{Avg}) * cycle time$ 

```
Execution time = N * CPI_{Avg} * cycle time

CPI_{eff} = CPI_{Avg} + Memory-stalls<sub>Avg</sub>

Execution time = N * CPI_{eff} * cycle time

Execution time = N * (CPI_{Avg} + M\text{-stalls}_{Avg}) * cycle time

Memory\text{-stalls}_{Avg} = misses per instruction<sub>Avg</sub> * miss-penalty<sub>Avg</sub>
```

### Execution time with caches

```
Execution time = N * CPI_{Avg} * cycle time

CPI_{eff} = CPI_{Avg} + Memory-stalls<sub>Avg</sub>

Execution time = N * CPI_{eff} * cycle time

Execution time = N * (CPI_{Avg} + M\text{-stalls}_{Avg}) * cycle time

Memory-stalls<sub>Avg</sub> = misses per instruction<sub>Avg</sub> * miss-penalty<sub>Avg</sub>

Total memory stalls = N * Memory-stalls<sub>Avg</sub>
```

### The effective CPI is...

```
Average CPI = 1.5
```

Average cache miss per instruction = 3%

Miss penalty = 20

- A. I.8
- B. 2.1
- C. 21.5
- D. 7.5

### The effective CPI is...

Average CPI = 1.5

Average cache miss per instruction = 3%

Miss penalty = 20

A. I.8

B. 2.1

C. 21.5

D. 7.5

$$CPI_{eff} = 1.5 + (3\% * 20) = 1.5 + 0.6 = 2.1 CPI$$

# Example

- Consider a pipelined processor that has an average CPI of 1.8 without accounting for memory stalls.
  - I-Cache has a hit ratio of 95%
  - D-Cache has a hit ratio of 98%
- Assume that memory reference instructions account for 30% of all the instructions executed.
  - 80% are loads
  - 20% are stores
- On average
  - read-miss penalty is 20 cycles
  - write-miss penalty is 5 cycles

Compute the effective CPI of the processor accounting for the memory stalls

#### Cost of instruction misses:

- = I-cache miss ratio \* read miss penalty
- = (1 0.95) \* 20 = 1 cycle per instruction

#### Cost of instruction misses:

- = I-cache miss ratio \* read miss penalty
- = (1 0.95) \* 20 = 1 cycle per instruction

#### Cost of data read misses:

- = % memory reference instructions
  - \* fraction that are loads \* D-cache miss ratio \* read miss penalty
- = 0.3 \* 0.8 \* (1 0.98) \* 20 = 0.096 cycles per instruction

#### Cost of instruction misses:

- = I-cache miss ratio \* read miss penalty
- = (1 0.95) \* 20 = 1 cycle per instruction

#### Cost of data read misses:

- = % memory reference instructions
  - \* fraction that are loads \* D-cache miss ratio \* read miss penalty
- = 0.3 \* 0.8 \* (1 0.98) \* 20 = 0.096 cycles per instruction

#### Cost of data write misses:

- = % memory reference instructions
  - \* fraction that are stores \* D-cache miss ratio \* read miss penalty
- = 0.3 \* 0.2 \* (1 0.98) \* 5 = 0.006 cycles per instruction

#### Cost of instruction misses:

- = I-cache miss ratio \* read miss penalty
- = (1 0.95) \* 20 = 1 cycle per instruction

#### Cost of data read misses:

- = % memory reference instructions
  - \* fraction that are loads \* D-cache miss ratio \* read miss penalty
- = 0.3 \* 0.8 \* (1 0.98) \* 20 = 0.096 cycles per instruction

#### Cost of data write misses:

- = % memory reference instructions
  - \* fraction that are stores \* D-cache miss ratio \* read miss penalty
- = 0.3 \* 0.2 \* (1 0.98) \* 5 = 0.006 cycles per instruction
- $CPI_{eff} = CPI_{avg} + cost of I-cache misses + cost of D-cache misses$ 
  - = 1.8 + 1 + (0.096 + 0.006) = 2.902

# How to improve cache efficiency


# How to improve cache efficiency

- Exploit spatial locality
  - Bring more from memory into cache at a time

# How to improve cache efficiency

- Exploit spatial locality
  - Bring more from memory into cache at a time
- Better organization
  - Exploit working set concept

# **Spatial Locality**



	Cache Tag	Cache Index	Block Offset	
t		n	b	


$$b = log_2 B$$


$$L = S/B$$


$$n = log_2 L$$

$$t = a - (b+n)$$


Cache Tag	Cache Index	Block Offset						
t	n	<b>b</b>						
h = log D								
$b = log_2 B$ $L = S/B$								
n = h	og <sub>2</sub> L							
t = a	-(b+n)							








# Multi-word cache organization




# Multi-word cache organization



### Write miss with multi-word cache block

The missing block is first copied from memory into the cache; only then do we update the specific word being written



Remember: the processor's interface to memory is word-sized

### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache

### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache



#### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache



### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache



#### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache




### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache




### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache




### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache




### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache



### Direct-mapped cache


- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache



lid	dirty	/ tag	word 0	word 1	word 2	word 3
1	0	0001				
1	1	0021				
	1	1 0	1 0 0001	1 0 0001	1 0 0001	


### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache




### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache




### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache




### Direct-mapped cache

- 32-bit byte-addressable memory address
- Each memory word contains 4 bytes
- Block size = 4 words (16 bytes)
  - A memory access brings in a block
- 64K byte write-back cache




### Increased block size?

- Exploits more spatial locality
- Reduces miss ratio




### Increased block size?


- Exploits more spatial locality
- Reduces miss ratio



- Exploits more spatial locality
- Reduces miss ratio




- Exploits more spatial locality
- Reduces miss ratio




# There is a point where things get worse

- I. We reduce effective cache capacity by bringing in too much data (beyond useful spatial locality)
- 2. When the working set changes, larger blocks have to be fetched
  - Memory can only transfer so fast and it can become the bottleneck



# There is a point where things get worse


- I. We reduce effective cache capacity by bringing in too much data (beyond useful spatial locality)
- 2. When the working set changes, larger blocks have to be fetched
  - Memory can only transfer so fast and it can become the bottleneck




# How to improve cache efficiency

- Exploit spatial locality
  - Bring more from memory into cache at a time
- Better organization
  - Exploit working set concept

# Working set considerations



# Working set considerations



#### What would be best?

Allow any memory block to be brought into any cache block


#### What would be best?

- Allow any memory block to be brought into any cache block
- This is similar to the ability of mapping any virtual page to any available physical page frame


#### What would be best?

- Allow any memory block to be brought into any cache block
- This is similar to the ability of mapping any virtual page to any available physical page frame
- → Fully associative mapping

#### Cache Placement



#### Cache Placement



# Address interpretation in FA cache

Cache Tag Index

### Address interpretation in FA cache



No splitting memory addresses into "index" and "tag"


# Address interpretation in FA cache




- No splitting memory addresses into "index" and "tag"
- It all becomes tag!

Cache Tag

# Fully associative cache circuitry



# Fully associative cache circuitry



- Fully associative cache →
  - Too much hardware complexity
  - Most flexible



- Direct mapped cache →
  - Least hardware complexity
  - Least flexible

- Fully associative cache →
  - Too much hardware complexity
  - Most flexible



- Direct mapped cache →
  - Least hardware complexity
  - Least flexible

Can we do better? Is there a compromise?

- Fully associative cache →
  - Too much hardware complexity
  - Most flexible



- Direct mapped cache →
  - Least hardware complexity
  - Least flexible


- Can we do better? Is there a compromise?
- Yes! It's called a set-associative cache

- Fully associative cache →
  - Too much hardware complexity
  - Most flexible




- Direct mapped cache →
  - Least hardware complexity
  - Least flexible


- Can we do better? Is there a compromise?
- Yes! It's called a set-associative cache
- Direct-mapped and fully-associative caches are cases of a set-associative cache on opposite ends of the spectrum!





**Fully Associative** 





**Fully Associative** 




















(a) Direct-mapped cache




(a) Direct-mapped cache


Memory block in exactly one place







(c) 4-way set associative



## Terminology clarification


- Unfortunate but...
  - Four different ways of saying the same thing
    - Cache line
    - Cache block
    - Cache entry
    - Cache element

## Terminology clarification


- Unfortunate but...
  - Four different ways of saying the same thing
    - Cache line
    - Cache block
    - Cache entry
    - Cache element
  - All mean the same thing...the basic unit of data transferred into/out of the cache at a time
  - The textbook has a couple of typos in which it erroneously implies cache set is also synonymous to cache block. In addition, from chapter 9.11.3 onwards, almost every occurrence of the term "cache line" should have been "cache set". A cache line is synonymous to a cache block, and a cache set corresponds to a single cache line only in the case of direct-mapped caches!

## Terminology clarification


- Unfortunate but...
  - Four different ways of saying the same thing
    - Cache line
    - Cache block
    - Cache entry
    - Cache element
  - All mean the same thing...the basic unit of data transferred into/out of the cache at a time
  - The textbook has a couple of typos in which it erroneously implies cache set is also synonymous to cache block. In addition, from chapter 9.11.3 onwards, almost every occurrence of the term "cache line" should have been "cache set". A cache line is synonymous to a cache block, and a cache set corresponds to a single cache line only in the case of direct-mapped caches!
- A cache set is a "row" in the cache. The number of blocks per set is determined by the type of the cache
  - Direct mapped: n sets, | block
  - P-way set associative: n/p sets, p blocks
  - Fully associative: | set, n blocks




(c) 4-way set associative




(c) 4-way set associative



(c) 4-way set associative




(c) 4-way set associative




- 4-way set associative cache
- 32-bit memory, byte-addressable
- Cache size of 64 Kbytes.
- Cache block size is 16 bytes.
- Write-through policy
- One valid bit per block.

Compute the total amount of storage for implementing the cache (i.e. actual data plus the metadata)




- 4-way set associative cache
- 32-bit memory, byte-addressable
- Cache size of 64 Kbytes.
- Cache block size is 16 bytes.
- Write-through policy
- One valid bit per block.


Compute the total amount of storage for implementing the cache (i.e. actual data plus the metadata)





- 4-way set associative cache
- 32-bit memory, byte-addressable
- Cache size of 64 Kbytes.
- Cache block size is 16 bytes.
- Write-through policy
- One valid bit per block.


Compute the total amount of storage for implementing the cache (i.e. actual data plus the metadata)






























Hardware complexity?



Hardware complexity?

4 18-bit comparators



## In a fully associative cache ...

...with 64K bytes of data, 64 bytes / block and a t-bit tag

- 19% A. There are four t-bit tag comparators
- 30% B. There are 64 t-bit tag comparators
- 43% C. There are 1k t-bit tag comparators
- $^{8\%}$  D. There is one t-bit tag comparator for the entire cache

#### In a fully associative cache ...

...with 64K bytes of data, 64 bytes / block and a t-bit tag

- 19% A. There are four t-bit tag comparators
- 30% B. There are 64 t-bit tag comparators
- 43% C. There are 1k t-bit tag comparators
- $^{8\%}$  D. There is one t-bit tag comparator for the entire cache


FA caches have one comparator for each block/line/entry in the cache. That means 64K/64 = 1K is the number of comparators.

## In a 4-way set associative cache, ...

...with 64K bytes of data, 64 bytes / block, with a t-bit tag

#### 49% A. There are four t-bit tag comparators

- 29% B. There are 64 t-bit tag comparators
- 17% C. There are 1k t-bit tag comparators
- $\square$ . There is one t-bit tag comparator for the entire cache




	C0				<b>C1</b>				
	V	Tag	data		V	Tag	data		
0									
1									
2									
3									
4 5									
5									
6									
7									

What kind of cache is this?

		CO				<b>C</b> 1			
	V	Tag	data		V	Tag	data		
0									
1									
2									
3									
4									
5									
6									
7									


What kind of cache is this?

2-way set associative




What kind of cache is this?

2-way set associative



- What kind of cache is this?
- 2-way set associative
- How many LRU bits do we need?




What kind of cache is this?

2-way set associative

How many LRU bits do we need?

Just one.




What kind of cache is this?

2-way set associative

How many LRU bits do we need?

Just one.

What happens on every memory access?




What kind of cache is this?

2-way set associative

How many LRU bits do we need?
Just one.


What happens on every memory access?

Set LRU to 0/1 if we read from/store in C0/C1




- What kind of cache is this?
- 2-way set associative
- How many LRU bits do we need?
  Just one.
- What happens on every memory access? Set LRU to 0/1 if we read from/store in CO/C1
- So what do we do with a 4-way set associative cache?

## LRU replacement in a 4-way cache




## LRU replacement in a 4-way cache




Do we need a state machine for each cache line?

## LRU replacement in a 4-way cache




- Do we need a state machine for each cache line?
- Using as many state machines as the number of rows in the cache is a lot of hardware

## LRU replacement in a 4-way cache





- Do we need a state machine for each cache line?
- Using as many state machines as the number of rows in the cache is a lot of hardware
- Each state machine → 4! States → 5 bit state register

- 16-bit byte-addressable memory
- 2-way 256-byte cache
- 16-byte cache blocks



- I 6-bit byte-addressable memory
- 2-way 256-byte cache
- 16-byte cache blocks





Access stream from CPU:


0xF123

 $0 \times 0252$ 

0×11A0

0×F120

0×B020



0×F123 → | | | | | 000 | 00 | 0 | 00 | |

Offset: 0011

Index: 010

Tag:  $| | | | | 000| 0 \rightarrow 0 \times | E2$ 

Access stream from CPU:


0xF123

0x0252

0×11A0

0xF120

0×B020



0×F123 → | | | | | 000 | 00 | 0 | 00 | |

Offset: 0011

Index: 010

Tag:  $| | | | | 000| 0 \rightarrow 0 \times | E2$ 

Access stream from CPU:


0xF123

0x0252

 $0 \times 11 A0$ 

0xF120

0×B020



 $0 \times 0252 \rightarrow 0000\ 0010\ 0101\ 0010$ 

Offset: 0010

Index: 101

Tag: 0000 0010 0  $\rightarrow$  0x004

Access stream from CPU:


0xF123

 $0 \times 0252$ 

 $0 \times 11 A0$ 

0xF120

0×B020



 $0 \times 0252 \rightarrow 0000\ 0010\ 0101\ 0010$ 

Offset: 0010

Index: 101

Tag: 0000 0010 0  $\rightarrow$  0x004

Access stream from CPU:


0xF123

 $0 \times 0252$ 

 $0 \times 11 A0$ 

0xF120

0×B020



 $0 \times 11A0 \rightarrow 0001000110100000$ 

Offset: 0000

Index: 010

Tag: 000 | 000 |  $\rightarrow$  0x023

Access stream from CPU:


0xF123

0x0252

0×11A0

0xF120

0×B020



 $0 \times 11A0 \rightarrow 0001000110100000$ 

Offset: 0000

Index: 010

Tag: 000 | 000 |  $\rightarrow$  0x023

Access stream from CPU:


0xF123

0x0252

 $0 \times 11 A0$ 

0xF120

0×B020



0×F120 → 1111 0001 0010 0000

Offset: 0000

Index: 010

Tag:  $| | | | | 000| 0 \rightarrow 0 \times | E2$ 

Access stream from CPU:


0xF123

0x0252

 $0 \times 11 A0$ 

0xF120

0×B020



 $0 \times F120 \rightarrow IIII 0001 0010 0000$ 

Offset: 0000

Index: 010

Cache Hit!

Access stream from CPU:


0xF123

0x0252

 $0 \times 11 A0$ 

0xF120

0×B020



0×F120 → 1111 0001 0010 0000

Offset: 0000

Index: 010

Cache Hit!

Access stream from CPU:


0xF123

0x0252

0×11A0

0xF120

0×B020



0×B020 → 1011 0000 0010 0000

Offset: 0000

Index: 010

Access stream from CPU:

0xF123

0×0252

0×11A0

0×F120

0×B020

Replace way I's block!

0×B020 → 1011 0000 0010 0000

Offset: 0000

Index: 010

Access stream from CPU:


0xF123

0x0252

0×11A0

0×F120

0×B020



Replace way I's block!

0×B020 → 1011 0000 0010 0000

Offset: 0000

Index: 010

Access stream from CPU:

0xF123

 $0 \times 0252$ 

0×11A0

0×F120

0×B020

Replace way I's block!

0×B020 → 1011 0000 0010 0000

Offset: 0000

Index: 010