



CS2200 Systems and Networks Spring 2024

Lecture 23: Programmed IO & DMA

Alexandros (Alex) Daglis School of Computer Science Georgia Institute of Technology adaglis@gatech.edu

Lecture slides adapted from Bill Leahy and Charles Lively of Georgia Tech

Roadmap

- Wrap up parallel systems
 - Hardware support for threads
- Programmed IO and DMA
 - Chapter I0 (I0.I I0.7)
- Networking
 - Chapter 13

Thread creation/termination

- Thread creation/termination
- Communication among threads

- Thread creation/termination
- Communication among threads



PT,TLB, Cache all the same

- Thread creation/termination
- Communication among threads
- Synchronization among threads
 - How do we implement mutex_lock?

Nothing special needed...

PT,TLB, Cache all the same

```
    Lock():
        while (mem_lock!= 0)
            block the thread
        mem_lock = 1;
    Unlock():
        mem_lock = 0
```

```
    Lock():
        while (mem_lock!= 0)
        block the thread
        mem_lock = 1;
    Unlock():
        mem_lock = 0
```

What could go wrong?

```
    Lock():
        while (mem_lock!= 0)
            block the thread
        mem_lock = 1;
    Unlock():
```

What could go wrong?

mem lock = 0

```
Lock():
while (mem_lock!= 0)
block the thread
mem_lock = 1;
```

Oops! These instructions aren't atomic

Unlock(): $mem_lock = 0$

How did we deal with that earlier?

What could go wrong?

```
Lock():
while (mem_lock != 0)
block the thread
mem_lock = I;
```

```
Unlock(): mem_lock = 0
```

What could go wrong?

Oops! These instructions aren't atomic

How did we deal with that earlier?

We used OS mutex calls to make instructions inseparable.

```
Lock():
while (mem_lock != 0)
block the thread
mem_lock = I;
```

```
Unlock(): mem_lock = 0
```


What could go wrong?

Oops! These instructions aren't atomic


How did we deal with that earlier?

We used OS mutex calls to make instructions inseparable.


But now we ARE the OS!




R1	mem_lock	R1
x	0	X



R1	mem_lock	R1
x 0	0	X




R1	mem_lock	R1
x 0	0	X




R1	mem_lock	R1
x 0	0	× 0



R1	mem_lock	R1
x 0	0	x 0









R1	mem_lock	R1
x 0	0	x 0/1



R1	mem_lock	R1
x 0	0-1	x 0/1





R1	mem_lock	R1
x 0	0-1	x 0/1







R1	mem_lock	R1
x 0	0.1	x 0 1








R1	mem_lock	R1
x 0 1	91	<i>x</i> 0′1





 We weren't in a critical section (We're implementing the lock for a critical section – how could we be in one??)

- We weren't in a critical section (We're implementing the lock for a critical section – how could we be in one??)
- Interrupts *can* happen between instructions

- We weren't in a critical section (We're implementing the lock for a critical section – how could we be in one??)
- Interrupts *can* happen between instructions

```
Lock():

while (mem_lock!= 0)

block the thread

mem_lock = 1;

Unlock():

mem_lock = 0
```

- We weren't in a critical section (We're implementing the lock for a critical section – how could we be in one??)
- Interrupts *can* happen between instructions

```
Lock():

while (mem_lock!= 0)

block the thread

mem_lock = 1;

Unlock():

mem_lock = 0
```

We need the test and assignment to be atomic/indivisible!

We need an atomic Read-Modify-Write instruction

- We need an atomic Read-Modify-Write instruction
- TEST-AND-SET <memory-location> load current value in <memory-location> store I in <memory-location>

- We need an atomic Read-Modify-Write instruction
- TEST-AND-SET <memory-location> load current value in <memory-location> store I in <memory-location>
- Atomically:
 - Test L and set it to I
 - If L tested originally as 0, we've claimed the lock
 - If L tested as I, we need to try again

- We need an atomic Read-Modify-Write instruction
- TEST-AND-SET <memory-location> load current value in <memory-location> store I in <memory-location>
- Atomically:
 - Test L and set it to I
 - If L tested originally as 0, we've claimed the lock
 - If L tested as I, we need to try again
- Work-alikes
 - Compare-and-swap (IBM 370)
 - Fetch-and-add (Intel x86)
 - Load-linked/store-conditional (MIPS, ARM, ...)

Our new implementation of mutex


Our new implementation of mutex


```
    Lock():
        while (test-and-set (&mem_lock))
        block the thread
    Unlock():
        mem_lock = 0
```

```
static int shared-lock = 0; /* global variable to
                                  both T1 and T2 */
/* shared procedure for T1 and T2 */
int binary-semaphore(int *L)
        int X;
       X = test-and-set(L);
        /* X = 0 for successful return */
       return(X);
Two threads T1 and T2 execute the following statement simultaneously:
       MyX = binary_semaphore(&shared-lock);
where MyX is a local variable in each of T1 and T2.
```


```
static int shared-lock = 0; /* global variable to
                                   both T1 and T2 */
/* shared procedure for T1 and T2 */
int binary-semaphore(int *L)
        int X;
       X = test-and-set(L);
        /* X = 0 for successful return */
        return(X);
Two threads T1 and T2 execute the following statement simultaneously:
       MyX = binary_semaphore(&shared-lock);
where MyX is a local variable in each of T1 and T2.
What are the possible values returned to T1 and T2?
```

```
static int shared-lock = 0; /* global variable to
                                   both T1 and T2 */
/* shared procedure for T1 and T2 */
int binary-semaphore(int *L)
        int X;
       X = test-and-set(L);
        /* X = 0 for successful return */
        return(X);
Two threads T1 and T2 execute the following statement simultaneously:
       MyX = binary_semaphore(&shared-lock);
where MyX is a local variable in each of T1 and T2.
What are the possible values returned to T1 and T2?
        Getting 0 0 isn't possible!
```






The System (hardware+OS) has to ensure 3 things:




The System (hardware+OS) has to ensure 3 things:

I. Threads of the same process share the same PT




The System (hardware+OS) has to ensure 3 things:


- I. Threads of the same process share the same PT
- 2. Threads have synchronization atomicity





The System (hardware+OS) has to ensure 3 things:


- I. Threads of the same process share the same PT
- 2. Threads have synchronization atomicity
- 3. Threads have identical views of memory























SMP context switch handling

 As in the single-CPU case, the TLB must be flushed of user-space addresses on context switch

SMP context switch handling

- As in the single-CPU case, the TLB must be flushed of user-space addresses on context switch
- How do multiple processors complicate this?

SMP context switch handling

- As in the single-CPU case, the TLB must be flushed of user-space addresses on context switch
- How do multiple processors complicate this?
 - Basically, they don't
 - Any time a CPU is switched to a new thread, the OS flushes user entries from that CPU's TLB
 - There's no need to affect other TLBs

On page replacement by the OS (which can happen on any of the CPUs)

- On page replacement by the OS (which can happen on any of the CPUs)
- OS must
 - Evict the TLB entry for that page (must happen even on a uniprocessor)


- On page replacement by the OS (which can happen on any of the CPUs)
- OS must
 - Evict the TLB entry for that page (must happen even on a uniprocessor)
 - Tell the OS on other CPUs to evict the corresponding TLB entry (if present) using software interrupts

- On page replacement by the OS (which can happen on any of the CPUs)
- OS must
 - Evict the TLB entry for that page (must happen even on a uniprocessor)
 - Tell the OS on other CPUs to evict the corresponding TLB entry (if present) using software interrupts
 - This is called TLB Shootdown and is expensive but necessary

- On page replacement by the OS (which can happen on any of the CPUs)
- OS must
 - Evict the TLB entry for that page (must happen even on a uniprocessor)
 - Tell the OS on other CPUs to evict the corresponding TLB entry (if present) using software interrupts
 - This is called TLB Shootdown and is expensive but necessary
- All of this happens in software by the OS
 - → Another partnership of hardware and software


Example: Handling an SMP page fault

Note that the TLBs have each pulled in VPN=50 because each of the threads referenced that page




Example: Handling an SMP page fault

Note that the TLBs have each pulled in VPN=50 because each of the threads referenced that page




Example: Handling an SMP page fault


Note that the TLBs have each pulled in VPN=50 because each of the threads referenced that page



Note that the TLBs have each pulled in VPN=50 because each of the threads referenced that page




Note that the TLBs have each pulled in VPN=50 because each of the threads referenced that page




Assume

- T1 encounters a page fault on VPN=48
- OS decides to evict VPN=50
- And use PFN=187 for hosting VPN=48

OS changes the page table entry for VPN=50




OS changes the page table entry for VPN=50




OS changes the page table entry for VPN=50

Then because it's running on CPUI, it evicts the TLB entry for VPN 50




OS changes the page table entry for VPN=50

Then because it's running on CPUI, it evicts the TLB entry for VPN 50



OS changes the page table entry for VPN=50


Then because it's running on CPUI, it evicts the TLB entry for VPN 50




OS changes the page table entry for VPN=50

Then because it's running on CPUI, it evicts the TLB entry for VPN 50

Now we've got stale TLB entries in CPU2 and CPU3




Then we have the TLB Shootdown



Then we have the TLB Shootdown


The OS arranges to invalidate the corresponding TLB entries on the other CPUs



Then we have the TLB Shootdown

The OS arranges to invalidate the corresponding TLB entries on the other CPUs

And the CPUs can pull in the updated PTE when (and if) they next reference VPN=48





Ensuring that all threads of a process share an address space in an SMP is


- A. Impossible
- B. Trivially achieved since the page table resides in shared memory
- C. Achieved by careful replication of the page table by the operating system for each thread
- D. Achieved by special-purpose hardware that no one has told us about yet



Keeping the TLBs consistent in an SMP

- A. Is the responsibility of the programmer
- B. Is the responsibility of the hardware
- C. Is the responsibility of the operating system
- D. Is not possible

How do we implement Symmetric Multi Processing (SMP)?



The System (hardware+OS) has to ensure 3 things:

- I. Threads of the same process share the same PT
- 2. Threads have synchronization atomicity
- 3. Threads have identical views of memory


We already introduced the TEST-AND-SET instruction


- We already introduced the TEST-AND-SET instruction
- It should be easy on a multiprocessor, right?


- We already introduced the TEST-AND-SET instruction
- It should be easy on a multiprocessor, right?
- The location we use for synchronization is in shared memory, so no sweat.


- We already introduced the TEST-AND-SET instruction
- It should be easy on a multiprocessor, right?
- The location we use for synchronization is in shared memory, so no sweat.
- What could go wrong?


We have memory location L for TEST-AND-SET
























What shall we do?

One solution is to bypass the cache for the T&S instruction



- 1. Threads of the same process share the same PT
- 2. Threads have synchronization atomicity
- 3. Threads have identical views of memory

- 1. Threads of the same process share the same PT
- 2. Threads have synchronization atomicity
- 3. Threads have identical views of memory
 - → This implies that access to a memory location returns the same value on all CPUs

- 1. Threads of the same process share the same PT
- 2. Threads have synchronization atomicity
- 3. Threads have identical views of memory
 - → This implies that access to a memory location returns the same value on all CPUs
 - → But caches make copies of data

- 1. Threads of the same process share the same PT
- 2. Threads have synchronization atomicity
- 3. Threads have identical views of memory
 - → This implies that access to a memory location returns the same value on all CPUs
 - → But caches make copies of data
 - → We'll refer to the method of keeping all the copies of the same data across caches as a cache coherence protocol

3) Threads have identical views of memory

Two possible solutions, in hardware

3) Threads have identical views of memory

- Two possible solutions, in hardware
- In both cases, cache becomes active and monitors or snoops the bus

3) Threads have identical views of memory


- Two possible solutions, in hardware
- In both cases, cache becomes active and monitors or *snoops* the bus
- Let's watch a memory location change value from X to X'

- Two possible solutions, in hardware
- In both cases, cache becomes active and monitors or *snoops* the bus
- Let's watch a memory location change value from X to X'

Write-invalidate protocol


- Two possible solutions, in hardware
- In both cases, cache becomes active and monitors or *snoops* the bus
- Let's watch a memory location change value from X to X'

Write-invalidate protocol



- Two possible solutions, in hardware
- In both cases, cache becomes active and monitors or *snoops* the bus
- Let's watch a memory location change value from X to X'

Write-invalidate protocol



- Two possible solutions, in hardware
- In both cases, cache becomes active and monitors or *snoops* the bus
- Let's watch a memory location change value from X to X'



Shared memory

T1

X → X'


CPU1


CPU2

CPU3


Write-update protocol


- Two possible solutions, in hardware
- In both cases, cache becomes active and monitors or snoops the bus
- Let's watch a memory location change value from X to X'





- Two possible solutions, in hardware
- In both cases, cache becomes active and monitors or snoops the bus
- Let's watch a memory location change value from X to X'








Keeping the caches coherent in an SMP

- A. ...is the responsibility of the user program
- B. ...is the responsibility of the hardware
- C. ...is the responsibility of the operating system
- D. ...is impossible
- E. ...is why we don't allow caches in SMP systems



Keeping the caches coherent in an SMP

- A. ...is the responsibility of the user program
- B. ...is the responsibility of the hardware
- C. ...is the responsibility of the operating system
- D. ...is impossible
- E. ...is why we don't allow caches in SMP systems




Summary

- Page tables in shared memory
 - Set up by the OS
 - Used by the hardware
- TLB consistency in software by the OS
 - Hardware brings PTE into the TLB from the PT
 - Page replacement algorithm changes the PT and does the TLB shoot-down
- Synchronized atomicity
 - Test-and-set instruction serialized by the shared bus
 - Atomic read-modify-write transaction
- Cache coherence in hardware
 - Invalidation based or update based

Roadmap


- Programmed IO and DMA
 - Chapter I0 (I0.I I0.7)
- Networking
 - Chapter 13

Beyond the processor and memory




Anything else??

Beyond the processor and memory
















































- How does the CPU "talk" to the controller
 - Memory-mapped I/O
 - Load/store instructions
 - (Alternative is special I/O instructions)



- How does the CPU "talk" to the controller
 - Memory-mapped I/O
 - Load/store instructions
 - (Alternative is special I/O instructions)
- How is data movement effected?
 - Slow speed
 - Programmed I/O
 - High speed
 - DMA & interrupts






- What commands do we issue to devices?
 - Camera
 - Display
 - Audio
 -

	7			0	Data register	
	7 Ready	IF		0 IE	Status register	
Keyboard controller						




Controller






Controller






Controller



Slow speed device




Controller



- Slow speed device
- Service it with programmed I/O (PIO)






Ready: there's a byte waiting in the data register

 IF: the device has produced data – controller ready to signal an interrupt

IE: If 1 interrupt when Ready


- Slow speed device
- Service it with programmed I/O (PIO)







7	0 Data register					
7	0 IE Status register					
Keyboard controller						






















Commands from the CPU:

A keyboard device




- Commands from the CPU:
- Set IE

A keyboard device





- Commands from the CPU:
- Set IE
- Check Ready equals 1


A keyboard device





- Commands from the CPU:
- Set IE
- Check Ready equals 1
- Load keycode from data register













Commands?




Commands?
Check for new data
LD R1,mem[5002]



Commands?

Check for new data LD R1,mem[5002]

Read data LD R2,mem[5000]



Commands?


Check for new data LD R1,mem[5002]

Read data

LD R2,mem[5000]

Set IE

ST #1,mem[5002]



Slow speed devices (Keyboard, mouse, etc.)

- Slow speed devices (Keyboard, mouse, etc.)
- CPU executes program to move data

- Slow speed devices (Keyboard, mouse, etc.)
- CPU executes program to move data
- Often uses polling

```
X: LD RI, statusreg ; Get the status register BRZP X ; if high bit is 0, branch back one LD R2, datareg ; Load the data into R2 ; Clear the status register
```

LD usually clears the ready bit as a side effect of reading the data register

- Slow speed devices (Keyboard, mouse, etc.)
- CPU executes program to move data
- Often uses polling

```
    X: LD R1, statusreg ; Get the status register
    BRZP X ; if high bit is 0, branch back one LD R2, datareg ; Load the data into R2 ST #0, statusreg ; Clear the status register
```

LD usually clears the ready bit as a side effect of reading the data register

Busy waiting – wastes processor resources

Interrupt-driven I/O

- Slow speed devices (Keyboard, mouse, etc.)
- CPU executes program for moving data
- Can be interrupt driven

```
ST # I, statusreg; Set the IE bit
```

Upon interrupt, handler code is executed:


```
LD R2, datareg ; Load the data into R2
```


- Once a command is given by the CPU to the controller, data comes in continually
 - Streaming


- Once a command is given by the CPU to the controller, data comes in continually
 - Streaming
- PIO has potential for data loss if the CPU doesn't poll or respond to the interrupt quickly enough


- Once a command is given by the CPU to the controller, data comes in continually
 - Streaming
- PIO has potential for data loss if the CPU doesn't poll or respond to the interrupt quickly enough
- Streaming devices move data to/from memory autonomously


- Once a command is given by the CPU to the controller, data comes in continually
 - Streaming
- PIO has potential for data loss if the CPU doesn't poll or respond to the interrupt quickly enough
- Streaming devices move data to/from memory autonomously
- The CPU to controller interface?
 - Convey commands (read/write, IE, etc.)
 - Check status (error, etc.)
































Program for conveying I/O commands

Program for conveying I/O commands

```
Store N, count
Store #block_num, device_addr
Store #mem_buf_addr, mem_addr
Store #write_command, command
Store #I, status; the signal to execute the command
```

Program for conveying I/O commands


```
Store N, count
Store #block_num, device_addr
Store #mem_buf_addr, mem_addr
Store #write_command, command
Store #I, status; the signal to execute the command
```


- At this point the CPU's work is done
 - The device controller takes over to do the actual data movement


Program for conveying I/O commands


```
Store N, count
Store #block_num, device_addr
Store #mem_buf_addr, mem_addr
Store #write_command, command
Store #I, status; the signal to execute the command
```

- At this point the CPU's work is done
 - The device controller takes over to do the actual data movement
- Modern CPU chips already contain device controllers for PCI-E devices which share the on-chip memory controllers with the CPU cores










DMA Transfer example



Data transfer speeds


Device	Input/ output	Human in the loop	Data rate (circa 2008)	Data rate (circa 2020)	PIO	DMA
Keyboard	Input	Yes	5-10 bytes/sec	5-10 bytes/sec	Χ	
Mouse	Input	Yes	80-200 bytes/sec	80-200 bytes/sec	Χ	
Graphics display	Output	No	200-350 MB/sec	200-350 MB/sec		Χ
Disk (hard drive)	1/0	No	100-200 MB/sec	500 MB/sec (each)		Χ
Network (LAN)	1/0	No	1 Gbit/sec	1-400 Gbit/sec		Χ
Modem	1/0	No	1-8 Mbit/sec	1-8 Mbit/sec		Χ
Inkjet printer	Output	No	20-40 KB/sec	20-40 KB/sec	Χ	Χ
Laser printer	Output	No	200-400 KB/sec	200-400 KB/sec		Χ
Voice (microphone/ speaker)	I/O	Yes	10 bytes/sec	10 bytes/sec	X	
Solid State (SSD)	1/0	No	10-50 MB/sec	0.1-7GB/sec		Χ
CD, DVD, Blu-Ray	1/0	No	10-20 MB/sec	10-20 MB/sec		X




DMA is used instead of PIO for I/O because

- 33% A. PIO can lose data if the CPU doesn't poll or respond to the interrupt quickly enough
- 10% B. Servicing an interrupt in the CPU is expensive especially if it has to be done for every
- word of I/O
- A DMA controller can transfer data into memory in fewer cycles than a programmed loop in the CPU
 - D. All of the above

Device drivers and OS



Device drivers and OS



Device drivers and OS

