
Decoder is a combinational circuit that has 'n' input lines and maximum of 2ⁿ output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. The outputs of the decoder are nothing but the min terms of 'n' input variables lines, when it is enabled.

2 to 4 Decoder Let 2 to 4 Decoder has two inputs A₁ & A₀ and four outputs Y₃, Y₂, Y₁ & Y₀. The **block diagram** of 2 to 4

Enable

decoder is shown in the following figure.



Е A₁ A_0 Y_3 Y_2 Y_1 Y_0 0 0 0 0 0 X X

1 1 0 0 1 0 0 1 1 0 0 1 1 1 1 1 1 1 1 1	'	0	0	0	0	0	1
1 1 1 1 0 0 0 Truth table, we can write the Boolean functions for each output as	1	0	1	0	0	1	0
Truth table, we can write the Boolean functions for each output as	1	1	0	0	1	0	0
Truth table, we can write the Boolean functions for each output as	1	1	1	1	0	0	0
	Truth table, we c	an write the Boo		ns for each ou $E.A_1.A_0$	utput as		
$Y_2 = E.A_1.{A_0}'$	Truth table, we c	an write the Boo	$Y_3 = I$	$\Xi.A_1.A_0$	utput as		

 $Y_1 = E. A_1'. A_0$

Each output is having one product term. So, there are four product terms in total. We can implement these four product terms by using four AND gates having three inputs each & two inverters. The circuit diagram

 $Y_0 = E. A_1'. A_0'$

of 2 to 4 decoder is shown in the following figure.

 Y_1

 Y_0

· Y₄

Y₁₅

Y₁₄

2 to 4

In this section, let us implement 3 to 8 decoder using 2 to 4 decoders. We know that 2 to 4 Decoder has two inputs, A_1 & A_0 and four outputs, Y_3 to Y_0 . Whereas, 3 to 8 Decoder has three inputs A_2 , A_1 & A_0 and

We can find the number of lower order decoders required for implementing higher order decoder using the

Required number of lower order decoders = $\frac{m_2}{m_1}$

Required number of 2 to 4 decoders $=\frac{8}{4}=2$

Therefore, the outputs of 2 to 4 decoder are nothing but the min terms of two input variables A₁ & A₀, when enable, E is equal to one. If enable, E is zero, then all the outputs of decoder will be equal to zero. Similarly, 3 to 8 decoder produces eight min terms of three input variables A2, A1 & A0 and 4 to 16 decoder produces sixteen min terms of four input variables A₃, A₂, A₁ & A₀. Implementation of Higher-order Decoders Now, let us implement the following two higher-order decoders using lower-order decoders. 3 to 8 decoder 4 to 16 decoder 3 to 8 Decoder

m_1 is the number of outputs of lower order decoder.

 A_2

 A_1

 A_0

 A_3

 A_2

 A_1

 A_0

Where,

eight outputs, Y_7 to Y_0 .

following formula.

Therefore, we require two 2 to 4 decoders for implementing one 3 to 8 decoder. The block diagram of 3 to 8 decoder using 2 to 4 decoders is shown in the following figure.

Here, m_1 = 4 and m_2 = 8. Substitute, these two values in the above formula.

m₂ is the number of outputs of higher order decoder.

2 to 4 Decoder

Decoder Y₀ The parallel inputs A₁ & A₀ are applied to each 2 to 4 decoder. The complement of input A₂ is connected to Enable, E of lower 2 to 4 decoder in order to get the outputs, Y₃ to Y₀. These are the lower four min terms. The input, A2 is directly connected to Enable, E of upper 2 to 4 decoder in order to get the outputs, Y₇ to Y₄. These are the higher four min terms. 4 to 16 Decoder In this section, let us implement 4 to 16 decoder using 3 to 8 decoders. We know that 3 to 8 Decoder has three inputs A2, A1 & A0 and eight outputs, Y7 to Y0. Whereas, 4 to 16 Decoder has four inputs A3, A2, A₁ & A₀ and sixteen outputs, Y₁₅ to Y₀ We know the following formula for finding the number of lower order decoders required. Required number of lower order decoders = $\frac{m_2}{m_1}$ Substitute, m_1 = 8 and m_2 = 16 in the above formula.

Required number of 3 to 8 decoders = $\frac{16}{8}$ = 2

Therefore, we require two 3 to 8 decoders for implementing one 4 to 16 decoder. The block diagram of 4

to 16 decoder using 3 to 8 decoders is shown in the following figure.

Y₁₃ 3 to 8 Y_{12} Decoder Y_{11} Y_{10} Y9 Е Y₈ Y₇ Y₆ Y₅ 3 to 8 Y_4 Decoder **≻** Y₃ Y₂ → Y₁ Е Y₀

The parallel inputs A2, A1 & A0 are applied to each 3 to 8 decoder. The complement of input, A3 is connected to Enable, E of lower 3 to 8 decoder in order to get the outputs, Y7 to Y0. These are the lower eight min terms. The input, A3 is directly connected to Enable, E of upper 3 to 8 decoder in order to get the outputs, Y₁₅ to Y₈. These are the higher eight min terms.