Lecture-6

Chapter-4

Computer Architecture and Organization- Jhon P. Hayes

Datapath Design

Datapath Design

This lecture will addresses the register-level design of the Datapath (data processing unit).

Fixed-Point Arithmetic:


- Fixed-point arithmetic is a numerical computation technique that represents and processes numbers with a fixed number of digits or bits for the integer and fractional parts.
- ➤ In fixed-point arithmetic, numbers are typically represented in binary form and are stored in fixed-size registers or memory locations.
- The design of circuits to implement the four basic arithmetic instructions for fixed-point numbers- addition, subtraction, multiplication and division.

Multiplication

- Fixed point multiplication requires substantially more hardware than fixed point addition, and, as a result, it is not included in the instruction set of some is smaller processor.
- ➤ Multiplication is usually implemented by some form of repeated addition.
- A simple but slow method to compute X * Y is to add the multiplicand to Y to itself X times, where X is the multiplier.

Multiplication H/W

• Based on paper-and-pencil method of repeated shift-and-add operations



1010	Multiplicand Y
1101	Multiplier $X = x_3 x_2 x_1 x_0$
1010	x_0Y
0000	$x_1 2Y$
1010	$x_2 2^2 Y$
1010	$x_3 2^3 Y$ 3
10000010	Product $P = \sum_{j=0}^{\infty} x_j 2Y^j$

Observations

- Multiplication of single digits in binary multiplication is just an "AND" operation
- Multiplication of two n-bit numbers can be accomplished with (n-1) additions
- Can use array of AND gates, HA's, and FA's




Figure 4.17
AND array for 4 × 4-bit unsigned multiplication.

• Question: Where is most of the "delay" in this design?

Division


- In fixed point division two numbers a divisor **V** and a dividend **D**, are given.
- The objective is to compute a third number \mathbf{Q} , the quotient, such that $\mathbf{Q} * \mathbf{V}$ equals or is very close to \mathbf{D} .
- For example, if unsigned integer format are being used, \mathbf{Q} is compute so that $\mathbf{D} = \mathbf{Q} * \mathbf{V} + \mathbf{R}$
- Where \mathbf{R} , the reminder is required to be less than \mathbf{V} , that is $\mathbf{0} \leq \mathbf{R} \leq \mathbf{V}$. We can then write:

$$D/V = Q + R/V$$

• Here \mathbf{R}/\mathbf{V} is a small quantity representing the error in using \mathbf{Q} alone to represent \mathbf{D}/\mathbf{V} ; this error is **zero** if $\mathbf{R} = \mathbf{0}$.

Division H/W

Paper-and-pencil Division Method



0111	Quotient $Q = q_3 q_2 q_1 q_0$
Divisor $V = 101 100110$	Dividend $D = R_0$
000	q_3V
100110 The Line	R_1
shifted three 101 cto the left so	$q_2 2^{-1} V$
10010	R_2
tigite incitoup on 101 might at no	$q_1 2^{-2} V$
gnoms more 1000 and saum.	R_3
companie 2101 and 212 in the ab	$q_0 2^{-3} V$
hen w = 0.110 erwise a = 1.11	R_4 = remainder R

Coprocessor

- Complicated arithmetic operations like exponentiation and trigonometric functions are costly to implement in CPU hardware, while software implementations of these operations are slow.
- A design alternative is to use auxiliary processors called **arithmetic coprocessors** to provide fast, low-cost hardware implementations of these special functions.
- In general, a coprocessor is a separate instruction set processor that is closely coupled to the CPU and whose instructions and registers are direct extensions of the CPU's. [Fig: 4.45]

Coprocessor


A coprocessor instruction typically contains the following three fields:


- An opcode \mathbf{F}_0 that distinguishes coprocessor instructions from other CPU instructions.
- The address \mathbf{F}_1 of the particular coprocessor to be used if several coprocessors are allowed.
- The type \mathbb{F}_2 of the particular operation to be executed by the coprocessor.

Pipeline Processing

- ➤ Pipelining is a general technique for increasing processor throughput without requiring large amounts of extra hardware.
- ➤ It is applied to the design of the complex Datapath units such as multipliers and floating-point adders.
- ➤ It is also used to improve the overall throughput of an instruction set processor [More details in Chap 5].

Pipeline Processing: Basic Structure






Pipeline Processing: Basic Structure

- A pipeline processor consists of a sequence of m data-processing circuits, called *stages or segments*, which collectively perform a single operation on a stream of data operands passing through them.
- Some processing takes place in each stage, but a final result is obtained only after an operand set has passed through the entire pipeline.
- \triangleright As illustrated in next Fig, a stage S_i contains a multi-word input register or latch R_i , and a Datapath circuit C_i that is usually combinational.
- The R_i's hold partially processed results as they move through the pipeline; they also serve as *buffers* that prevent neighboring stage from interfering with one another.
- \triangleright A common clock signal causes the R_i 's to change state synchronously.

Pipeline Processing: Basic Structure

An instruction in a process is divided into 5 subtasks likely

- 1. In the first subtask, the instruction is fetched.
- 2. The fetched instruction is decoded in the second stage.
- InstructionInstructionOperandInstructionOperandFetchDecodeFetchExecuteStore
- 3. In the third stage, the operands of the instruction are fetched.
- 4. In the fourth, arithmetic & logical operation are performed on the operands to execute the instruction.
- 5. In the fifth stage, the result is stored in memory.



That's All Thank You