CPU DESIGN LAB REPORT

CS2310 VERILOG LAB 4

Name : G ASISH SAI

Roll No : CS21B031

Batch No : 11

All modules are explained in detail along with the test bench and relevant waveform snapshots/outputs below.

CPU_tb.v

- The instruction is separated into operation code, operand 1, operand2 and given as inputs to module **CU(control unit)**.
- The output is stored in result.

```
timescale 1ns/1ps
     module CPU_tb();
         reg [18:0] instruction;
         wire [7:0] result;
         CU uut(result, instruction[18:16], instruction[15:8], instruction[7:0]);
         initial begin
11
             $dumpfile ("CPU_tb.vcd");
             $dumpvars (0,CPU_tb);
             instruction = 19'b0010010001100010100; #20;
             instruction = 19'b0100010001100010100; #20;
             instruction = 19'b0110010001100010100; #20;
             instruction = 19'b1000010001100010100; #20;
             instruction = 19'b1010010001100010100; #20;
             instruction = 19'b1100010001100010100; #20;
             instruction = 19'b1110010001100010100; #20;
             $display("Test Completed");
         end
     endmodule
```



CU.v


- In this module op indicates operation code, operand1 and operand2 are the operands.
- Operand1 and Operand2 are sent as inputs to **ALU(Arithmetic and logic unit)**. The 7 outputs(x1 to x7) returned are the respective results in the 7 operations. (Operations are taken in the order given with addition being given index 1)
- Now the idea of <u>Decoder</u> is used to find which operation the operation code corresponds to. opcode[i] in the module is 1 if it represents the ith operation. (Operations are numbered in the same way as the outputs)
- Now the idea of <u>Multiplexer</u> is used to copy the output of the corresponding operation into the result.
 - (1) An <u>AND</u> operation is implemented on each output (xi) and its opcode (opcode[i]) and stored in temporary variables (temp1 to temp7) each of 8 bits.
 - (2) An <u>OR</u> operation is implemented on each of the 8 bits in the 7 temporary variables and the value is stored in the result. The result is returned to the **CPU_tb**.

ALU.v

- In this module operand1 and operand2 are received as inputs.
- Each of the 7 operations are computed as follows.
 - (1) To compute **ADDITION**, operand1 and operand2 are passed as inputs to **fulladder_tb** and output is stored in x1.
 - (2) To compute **SUBTRACTION**, operand1 and 2's complement of operand2 are passed as input to **fulladder_tb** and output is stored in x2.

2's complement of operand2 is computed by applying a <u>NOT</u> over each bit of operand2 and adding 1 by using a full adder (fulladder_tb).

- (3) To compute **INCREMENT**, operand 1 and the literal 8'boooooo1 as operand 2 are given as inputs to **fulladder_tb** and output is stored in x3.
- (4) To compute **DECREMENT**, operand 1 and the literal 8'b11111111 as operand 2 are given as inputs to **fulladder_tb** and output is stored in x4.
- (5) To compute **AND**, operand 1 and operand 2 are given as inputs to **and12** and output is stored in x5.
- (6) To compute **OR**, operand 1 and operand 2 are given as inputs to **or12** and output is stored in x6.
- (7) To compute **NOT**, operand 1 is given as input to **not1** and output is stored in x7.
- The 7 outputs (x1 to x7) are returned to **CU**.



The outputs $(x_1 to x_7)$ of the 7 given operations for two operands given in the test bench.


fulladder_tb.v

- This module is called multiple times in **ALU**, operand1 and operand2 Each consisting of 8 bits are given as inputs.
- An [8:0] carry array is declared as well to store the carry. carry[0] is initialized to 0 using an <u>AND</u> gate.

- (1) **fulladder** module is called 8 times, each time passing ith bit of operand1, operand2, carry as input.
- (2) A carry is returned which is stored in (i+1)th bit of carry array, and a sum is returned which is stored in the ith bit of sum array.
- The sum array is returned to the **ALU**.

fulladder.v

- In this module a, b, carry_in are received as inputs.
- To implement a full adder, I am implementing two half adders. Half adder is implemented by using an <u>XOR</u> and an <u>AND</u> gate.
- The inputs of the first half adder are a,b and outputs are stored in temp1 and temp2 (temporary variables).
- The inputs of the second half adder are temp1 and carry_in and outputs are stored in sum and temp3. An OR gate is implemented over temp2 and temp3 to obtain carry_out.
- carry_out and sum are returned as outputs to **fulladder_tb.**



fulladder tb.v output for 5 different examples(not the test bench one)

and12.v

- In this module operand1, operand2 are given as inputs.
- An <u>AND</u> operation is implemented over 8 bits of operand1, operand2 and the output is stored in and_out.
- and_out is returned as output to ALU.



and 12.v output for 5 different examples (not the test bench one)

or12.v

- In this module operand1, operand2 are given as inputs.
- An <u>OR</u> operation is implemented over 8 bits of operand1, operand2 and the output is stored in or_out.
- or_out is returned as output to ALU.



or12.v output for 5 different examples (other than the one in the test bench).

not1.v

- In this module operand1 is given as inputs.
- A <u>NOT</u> operation is implemented over 8 bits of operand1 and the output is stored in not_out.
- not_out is returned as output to ALU.



not1.v output for 5 different examples (other than the one in the test bench).