

6. PIPELINING

⇒ Pipelining is the process (or) technique which improves the performance of system (or) processor in terms of throughput.

⇒ Pipelining is widely used in modern processors.

⇒ Pipelined organization requires sophisticated compilation tasks.


Making the execution of programs faster (or)
factors that improves the system performance

⇒ The effective design of the circuit is one of the factor of system performance improvement.


⇒ The arrangement of hardware components

Use the data of pipelining in a computer :


Fetch + Execution



a) Sequential execution



(c) Pipelined execution.



(b) Hardware Organization

Fetch + Decode + Execution + Write

⇒ Here we use 3 buffers in order to perform these tasks.

Role of cache memory

⇒ Each pipeline stage is expected to complete in one cycle.

⇒ The clock period should be long enough to let the slowest pipeline stage to complete.

⇒ Faster stages can only wait for the slowest one to complete.


⇒ Since main memory is very slow compared to the execution, if each instruction needs to be fetched from main memory, pipeline is almost useless.

⇒ So, we have cache.

Pipeline's performance

⇒ Pipeline performance \propto Pipeline stages number

⇒ Some pipeline stages couldn't complete within a clock pulse due to some interruption.



⇒ Generally division takes long time to complete so, E₂ is large.

This time delay is effected to remaining instructions.

⇒ Hazard is a condition, at which the pipeline stage stops its progression due to unavailability of data from other stage.

Hazard is of 3 types.

1. Data Hazard :-

If the data is not available, the particular stage of pipeline stops.

2. Instruction Hazard :-

If the condition occurs due to non-availability of instruction.


Ex:- F_4 ... D_4

If the instruction is not available in cache then also this condition occurs.

(cache-miss)

3. Structural hazard :-

If 2 instructions want to use the same hardware resources at a same time, this hazard occurs due to unavailability of hardware.



Effect of a load instruction on pipeline timing

Load $\times (R_1, R_2)$

Data Hazard

$A \leftarrow 3 + A$
 $B \leftarrow 4 \times A$


} Hazard occurs

$A \leftarrow 5 \times C$
 $B \leftarrow 20 + C$

} No Hazard

⇒ Hazard occurs only when we execute concurrently rather than sequentially
concurrent means executing all instructions at a time.

Mul R_2 R_3 R_4
 Add R_5 R_4 R_6




Operand forwarding:


We can reduce delay due to data dependency by using operand forwarding.

After completion of E₁, the generated product is in ALU.

So, if we forward this operand, we can reduce the delay.



(a) Datapath



Forwarding path

(b) position of the source & result registers in processor

⇒ SRC1, SRC2
places
These
⇒ RSLT
Handling
let th
II

⇒ NOP = N
As this
NOP
So, a
be
this

Datapa

⇒ Separ
⇒ PC is
⇒ DMAR
⇒ Separ
⇒ Buffe
⇒ Instr
⇒ Instr
⇒ Rea
⇒ Inc
⇒ Dec
⇒ Rec
⇒ Rec
⇒ co
⇒ F

⇒ SRC1, SRC2 registers stores the 2 operands and places in Execute phase (E)
These are in b2 register.

⇒ RSLT value is forwarded to E₂ phase.

Handling data hazards in software:

Let the compiler detect & handle the hazard.

I1: Mul R2, R3, R4

NOP

NOP

I2: Add R5, R4, R6

⇒ NOP = NO operation instruction.

As this delay is 2 cycles, we placed 2 NOP instructions

So, after NOP instructions execution, R4 can be I1 can be executed. so, we can use

this R4 value in I2

Datapath & control considerations:

⇒ Separate instruction and data cache

⇒ PC is connected to IMAR

⇒ DMAR

⇒ Separate MDR

⇒ Buffers for ALU

⇒ Instruction queue

⇒ Instruction decoder O/P.

⇒ Reading an instruction from the instruction cache

⇒ Incrementing the PC


⇒ Decoding an instruction

⇒ Reading from or writing into the data cache

⇒ Reading the contents of up to 2 regs

⇒ writing into one register in the reg file


⇒ Performing an ALU operation.



Instruction Hazard

Whenever the Stream of Instructions supplied by the Instruction fetch unit is interrupted, the pipeline stalls/stops.


- cache miss
- Branch




Branch Penalty :-

loss of a clock cycle due to branching.

⇒ Branch penalty of no. of clock cycles




(a) Branch address computed in execute stage



(b) Branch address computed in decode stage

Instruction queue & prefetching :-



Use of an instruction queue in hardware Organisation