
#### ONIT-4 Combinational Logic Circuits - I

# Introduction:

When logic gites are connected fogether to produce a Specified output for certain specified Combinations of input variables, with no storage involved, the resulting circuit is called combinational logic. In combinational logic, the output variables are at all times dependent on the combination of ilp variables.

A Combinational Circuit consists of input variables, logic gales, and output variables.



#### <u>Design</u> <u>Procedure</u>:

The design procedure of the combinational circuit involves the

#### following steps:

0

- 1. Define the problem
- 2. Mark the no. of inputs and no. of outputs
- 3. Obtain the truth table.
- 4. Write the autput booken function interms of input.
- 5. Simplified function for each ofp is obtained.
- 6. Draw the logic diagram.

#### Adders :


Digital Computers perform various arithmetic operations. The most basic operation is the addition of two binary digits.


$$0+0=0$$
 $0+1=1$ 
 $1+0=1$ 
 $1+1=0$  Carry 1.

The Cet which performs addition of 2 bits is known as Half-adder. The circuit performs addition of 3 bits (two significant 4 a previous Carry) is known as full-adder.


The half adder operation needs two binary inputs a and addend bit, and two binary outputs: Sum and Carry.

	Inputs	3	culput	
A	В	Sum	Carry	
0	٥	0	O	
0	1	1	0	
ı	0	1	O	
1	1	6	ı	







Sum : AB + AB



Carry : AB






Full-Adder:


A full adder is a Combinational Circuit that from the arithmetic Sum of three input bits. It consists of three inputs and

-two output.

	and the first of the same of t	The state of the s	CONTRACTOR OF THE PERSON NAMED IN CO.	
Charles and the control of the contr	Inputs		Output	
A B	5 C	Sum	Carry	
0	0 0	0	0	
0	0 1	,	0	
0	0	1	0	
0	( )	0	1	
10	0	ı	0	
10	) "	0	1	
1 1	0	0	, 1	
	, 1	1	1 1	



Scanned by CamScanner




Subtractor:

In all operations, each Subtrahend bit is Subtracted from the minuted bit. In case of second operation the introvend bit is smaller than the Subtrahend bit, hence it is borrowed.


#### Half Subtractor:

A half subtractor is a combinational circuit that subtracts. two bits and produces their difference.

1	rpith	Ctelput	4
Α	В	Difference	Borrow
Ō	0	0 ,	O
0	)	1	)
1	O	1	Ö
(	1	0	٥







# Full Subtractor:

A full Subtractor is a Combinational Circuit that perform a subtraction between two bits, taking into account borrow of the lower significant stage. This circuit has three inputs and two outputs.


	Inputs	output	
	A B C	Difference	Borrau
1	0 0 0	0	0
	0 0 1	1	1
	0 1 0	1	1
1	0 1 1	0	1 /
	1 6 0	1 3	0
1	101	O	0
	( 1 0	0	0
	1 1 1	1	- 1

For	diffe	erence		,
	BÉ	BC	BC	BC
ō	O	1	0	/
n	ı	0	1	0

Difference = ABC+ABC+ABC+ABC
= ABBGC

	For Borrow			
	BE	BC	BC	ВT
n	G	[	ĮŪ,	
A [	o l			٥


Borrow = AB +AC +BC




4-bit Binary Adder:

0

In order to add binary numbers with morethan one bit, additional full-adders must be employed. A 4-bit, parallel adder can be constructed using 4 full adders Circuits Connected in parallel. Here the full adders are connected in Cascade i.e., Ofp Carry of each adder is connected to the carry ip of the next higher-order.




It should be noted that either a half order can be used for the least significant position of the carry input of a full-adder is made o' because there is no carry into the least significant bit position:



4 - bit binary Subtractor:


The subtraction of binary numbers can be done most conveniently by means of complements. The subtraction A-B can be done by taking the '2's complement of B and adding it to A. The 2's complement can be obtained by taking 1's complement and adding one to the Lacut significant bit.

The 1's Complement can be implemented with inverters and 1 can be added to the Sum through the i/p carry.



#### Adder - Subtractor Circuit:

The addition and Subtraction operations can be combined into one circuit with one common binary adder. This is done by including an exclusive -0R gate with each full adder. The mode ip M controls the operation of the circuit. When M=0, the circuit is an adder, and when M=1, the circuit becomes a Subtractor.



BCD Adder:

A BCD adder is a circuit that adds two BCD digits

A BCD adder is a circuit that adds two BCD digits,

and produces a sum digit also in BCD. BCD numbers use 10 digits,

and produces a sum digit also in the binary form 0000 to 1001.

O to 9 which are represented in the binary as

526 number (an be represented as 5 2 6 0010 0110

.

#### Sum equals 9 & Jew with carry o

$$\frac{6}{9}$$
 0110  
 $\frac{0011}{1001}$  = RCD-for 9

The addition is corried out as in normal binary caldition and the sum is 1001, which is BCD code for 9.

Sum greater than 9 with carry o

Whenever sum exceeds of then the sum has to be corrected by the addition of six (0110) in the invalid BCD.

After addition of 6 carry is produced uto the second


decimal position.

$$\frac{8}{17} = \frac{1000}{1001} = \int \text{model 2CD number}$$

$$\frac{110}{00010111} = BCD = Fer 17.$$

Thus to implement BCD adder we require

- -> 4-bit binary adder for initial addition
- -> Legic circuit to detect sum greater than 9 and
- → One more 4-bit adder to add 01102 in the Jum if Sum is greater than 9 & carry is 1.



Excen-3 Adder Circuit: To perform Excess-3 addition we have to - Add -two Exces-3 numbers → J+ carry = 1 - add & to the sum of two digits = 0 - Subtract & i.e., add 1101 (13 in decimal) Ex: 1011 -> Excess -3 for 8 → Excau - 3 for 6 0001 0100 0011 0011 - Excen - for 14. Digit -1 Digit-0 Ex. 0100 - Exces-3-for, 0101 -> Excen -3 for 2 1101 0110. -> Excen-3 for 3. B. Br & B Cont 4-bit Adder 0 100 Digit-1 Adding 3 if Carry = 1 13 if Carry = 0 B3 12 B, Bo u-bit Adder S2 S2 S1


Digit - 0

# Look ahead Adder Circuit:

In parallel adder the carry output of each full-adder stage is connected to the carry input of the next higher-order stage. Therefore, the sum and carry outputs of any stage cannot be produced until the input carry occurs; this leads to a time delay in the addition process. This delay is known as Carry propagation delay.

If each full-adder is considered to have a propagation delay of 30ns, then for 4-bit adder to perform addition it takes 120ns. If the adder were handling 16-bit numbers, the carry propagation delay could be 480 ns.

One method of speeding up this process by climinating inter stage carry delay is called Look whead carry addition. It was two functions: Carry generals and Carry propagate.



 $P_i = \bigoplus_{i \in A_i} A_i \oplus B_i$   $G_i = A_i \cdot B_i$ 

The output sum and carry can be expressed as

Si = Pi D Ci

Ci+1 = Gi + PiCi '

Gi is called a Carry generate

Pi is called Carry propagate.

$$C_6 = input carry$$

$$C_1 = G_{10} + P_{0}C_{0}$$

$$C_2 = G_{11} + P_{11}C_{11}$$

$$= G_{11} + P_{11}(G_{10} + P_{0}C_{0})$$

$$= G_{11} + P_{11}G_{10} + P_{0}P_{11}C_{0}$$

$$C_{3} = G_{2} + P_{2} C_{2}$$

$$= G_{2} + P_{2} (G_{1} + P_{1}G_{0} + P_{0}P_{1}C_{0})$$

$$= G_{2} + P_{2}G_{1} + P_{1}P_{2}G_{0} + P_{0}P_{1}P_{2}C_{0}$$

From the above boolean function it can be seen that C3 does not have to wait for C2 & C1 to propagate; in fact C3 is propagated at the same time as C1 and C2.

Logic diagram of look - ahead carry generator:

Po C1

G0

P1

G1


G2

Using a look ahead Carry generator we can easily construct a 4-bit parallel adder with look ahead Carry Scheme.

Each sum output requires two exclusive - or gotes.

The olp of first exclusive - OR gote generates Pi, and the AND gate generates Gi. The corries are generated using look ahead carry generates and applied as inputs to the second exclusive - OR gate.

Other inputs to Ex-DR gots is Pr. Thus second Ex-DR gate generates sum outputs. Each Olp is generated after a datay of two levels of gots. Thus Olp's Is through Sy have equal propagation about times.



# Degenerative form:

If will be instructive from a theoretical point to find out how many two-level combinations of gatu are possible. He consider four types of gatu. AND, OR, NAND, and NOR.

It we assign one type of gate for the first level and one type for the second level, we find that there are 16 possible Combinations of two - level forms. Eight of their Combinations are said to be degenerative forms, because they degenerate to a single operation. This can be seen from a Circuit with AND gate in the first level and an AND gate in the second level. The Olp of the Circuit is merely the AND function of all input variables.