6. PIPELINING


- => pipelining is the process (or) technique which improves the performance of system (or) processor in terms of throughput.
- =) pipelining is widely used in modern processon
- -> Pipelined organization requires sophisticated complication tasks.

Making the execution of programs faster con factors that improves the system performance

- => The effective design of the circult is one of the factor of System performance improvement.
- =) The arrangement of hardware components

Use the data of pipeling in a computer ;


Fetch + Execution



a) sequential execution

doek cyc	cle 1	2 .	2	→ +	ine
11	[F,]	E)) د ا	4	٠.
1,		F ₂ E	2		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
l,	8 4.	-	F ₃] € ₃]	

(a) pipelined execution



(b) Hardware Organization

Fetch + Decode + Execution + Write

=) Here we use 3 buffers for order to perform

these tasks.

Rose of cache memory


Will (


- Fach pipeline stage is expected to complete
- a) The clock period should be long enough
 - slowest one to complete.
 - since main memory is very slow compared to the execution, if each instruction needs to be fetched from main memory, pipeline is almost useless
 - > so, we have caches comments


Pierres, performance &

- > Pipeline performance or Pipeline stages number
- interruption.


11







gRCI, SRC2 registers stores the 2 operands and places in Execute, phase LEI) These are so be register : RSLT value le forwarded to Ez phase. =) Handling datahazards in software ? let the compiler detectibi-handle the hazard. II! Mal Rz, Rz, Ry, Ry MOP NOP Ro, Ru, Ro > NOP = No operation instruction. As this delay is 2 cycles, we praced 2000 MOP institictions | PAMO | STREET POIN So, after NOP instructions execution, Rescans be II can be executed. so, we can use this Ry name in 12 Dataparn & control considerations? -) separate instruction and data cache munical =) .PC 18 connected to IMAR Changing the Sucarities historical -) DMAR mizonseparate MDR 113 dottil. nottablished and get =) Buffers for ALU 24032 2111318 21113999 2111 3) Instruction queue =) enstruction decoder olp. > Reading an instruction from the instruction cache =) Incrementing the po =) Decoding on instruction (homes) > Reading from or writing into the data cache =) Reading the content of up to 2 de regs > writing into one register in the reg file Performing an ALU operation.



Branch Penalty :a clock cycle due to branching. loss of # Branch penalty of no. of clock cycles 4 5 6 7 8 [FI DI EI WI] II IlBianch) [F2 D2 E2] (loss of 2 clock 73 F3 103 X cycles) F4X #4 TK (FK DK FK WK) TKFI FK+1 DK+1 COKE (a) Branch address computed in executestage 5 6 DI EI W, [F2 | D2] JelBranch) Closs of 1 clock F31x Ig Lycle) IK FK DK | EX IWK FK41 | 0K+1 | EK+1 JK+1 slied 16) Branch address computed in decode stage red Instruction queue & prefetching & Instruction fetch Instruction queue unit f : Fetch construction D: Dispatch, ElExecute Instruction Decode unit (Dispatch unit). Use of an instruction queue in hardware Organisation

Scanned with CamScanner