


# Register Access Controller for Amazilia Design Review

**Hanssel Morales**

Integrated Systems Research Group – OnChip  
Universidad Industrial de Santander, Bucaramanga - Colombia




# Outline


---

- Introduction to the architecture
- SPI controller review
- Access controller review
- Register bank review
- Synthesis results

# Implemented Architecture




# Amazilia Implementation




# Serial Interface Controller

---




# Full Duplex SPI Mode 0 Controller




# SPI MODES

---




# Serial Interface Controller RX






# Clock sync



Tomado de :  
[https://commons.wikimedia.org/wiki/File:Metastability\\_D-Flipflops.svg#/media/File:Metastability\\_D-Flipflops.svg](https://commons.wikimedia.org/wiki/File:Metastability_D-Flipflops.svg#/media/File:Metastability_D-Flipflops.svg)


# Write Transaction Wave Form

*Example of a write transaction over address 0 :*




*Frequency limitation for write transactions its  $F_{sck} < (F_{clk} / 2)$   
In Amazilia  $F_{sck} < 156 \text{ MHz}$*

# Serial Interface Controller TX





# Single Read Transaction Wave Form

*Example of a read transaction over address 0 :*




# Frequency Limitation for Read Transactions





# Frequency Limitation for Read Transactions

*Number latency between sck negedge and MISO :*



# Serial Interface Controller TX






Frequency limitation for read transactions its  $F_{sck} < (F_{clk} / 6)$   
In Amazilia  $F_{sck} < 52 \text{ MHz}$



# Access Controller

---



Single Read Transactions  
Single Write Transactions  
Burst Write Transactions


# Write Transaction Wave Form

*Example of a write transaction over address 0 :*



# Single Read Transaction Wave Form


*Example of a read transaction over address 0 :*



# Access Controller


Burststart=valid & (addr==0xFF)  
Burstend= (BusrstCounter==41)

0 -> Addr state  
1 -> Read state  
2 -> Write state  
3 -> Burst state




# Burst Write Transaction

*Burst transaction compared with multiple write transactions:*




# Burst Write Transaction


*Burst transaction stages:*



# Registers Bank and Data Router




# Write Functionality






# Read Functionality



# Synthesis Constraints



<b>Period</b>	<b>3.2 ns</b>
<b>Rise and fall times</b>	<b>200 ps</b>
<b>Maximum hold and setup uncertainty</b>	<b>70 ps</b>
<b>Maximum delay from input or output</b>	<b>80 ps</b>
<b>Output load</b>	<b>500 fF</b>

# Elaboration Warnings

```
Info      : Elaborating Design. [ELAB-1]
           : Elaborating top-level block 'drac' from file '../verilog/drac.v'.
Warning   : Using default parameter value for module elaboration. [CDFG-818]
           : Elaborating block 'drac' with default parameters value.
Info      : Elaborating Subdesign. [ELAB-2]
Info      : Elaborating Subdesign. [ELAB-2]
           : Elaborating block 'access_controler_nreqwr41_nreqr6' from file '../verilog/access_controler.v'.
Warning   : Using default parameter value for module elaboration. [CDFG-818]
           : Elaborating block 'access_controler' with default parameters value.

Checking the design.

    Check Design Report
    -----

    Unresolved References & Empty Modules
    -----

No unresolved references in design 'drac'

No empty modules in design 'drac'

Done_Checking the design.
```

# Synthesis Report

QoS Summary for drac				
Metric	generic	mapnoinc	incremental	mapped
Slack (ps):	1172.4	190.5	5.5	5.5
R2R (ps):	1172.4	190.5	5.5	5.5
I2R (ps):	2772.9	2532.1	2534.4	2534.4
R2O (ps):	2401.1	1150.3	1150.9	1150.9
I2O (ps):	no_value	no_value	no_value	no_value
CG (ps):	no_value	no_value	no_value	no_value
TNS (ps):	0	0	0	0
R2R (ps):	0	0	0	0
I2R (ps):	0	0	0	0
R2O (ps):	0	0	0	0
I2O (ps):	no_value	no_value	no_value	no_value
CG (ps):	no_value	no_value	no_value	no_value
Failing Paths:	0	0	0	0
Area:	27304	21757	21039	21039
Instances:	756	911	846	846
Utilization (%):	0.00	0.00	0.00	0.00
Tot. Net Length (um):	no_value	no_value	no_value	no_value
Avg. Net Length (um):	no_value	no_value	no_value	no_value
Total Overflow H:	0	0	0	0
Total Overflow V:	0	0	0	0
Route Overflow H (%):	no_value	no_value	no_value	no_value
Route Overflow V (%):	no_value	no_value	no_value	no_value
CPU Runtime (m:s):	00:12	00:22	00:03	00:00
Real Runtime (m:s):	00:28	01:07	00:02	00:01
CPU Elapsed (m:s):	00:15	00:37	00:40	00:40
Real Elapsed (m:s):	00:28	01:35	01:37	01:38
Memory (MB):	159.64	194.53	194.53	194.53

# RAC WC Synthesis Area Report 180nm

---

Registers Bank (181 registers)	16960 ( $\mu\text{m}$ ) <sup>2</sup>
Total RAC	21039 ( $\mu\text{m}$ ) <sup>2</sup> eq 145 $\mu\text{m}$ x 145 $\mu\text{m}$
Overhead	19.3 %


# WC Synthesis Report 180nm

---

<b>Registers Bank (181 registers)</b>	<b>16960 (<math>\mu\text{m}</math>)<sup>2</sup></b>
<b>Total RAC</b>	<b>21039 (<math>\mu\text{m}</math>)<sup>2</sup> eq 145 <math>\mu\text{m}</math> x 145 <math>\mu\text{m}</math></b>
<b>Chip Percentage (1.6mm x 1.6mm)</b>	<b>0.82 %</b>

# FPGA Prototype

---



# Command Line Use

---

*Single Read and Single Write Transactions been used:*


```
askartos@askartos-Lenovo-Y520-15IKBN:~$ sudo ./ftdiControl.py r 0x0
0x2f Open Target
Its working
askartos@askartos-Lenovo-Y520-15IKBN:~$ sudo ./ftdiControl.py w 0x0 0x3c
Its working
askartos@askartos-Lenovo-Y520-15IKBN:~$ sudo ./ftdiControl.py r 0x0
0x3c
Its working
```



# Command Line Use

*Burst transaction been used :*

```
askartos@askartos-Lenovo-Y520-15IKBN:~$ sudo ./ftdiControl.py b test.json
21: Aplicaciones Google Keep Google Calendar Sci-Hub: remo... (2) WhatsA
Its working
askartos@askartos-Lenovo-Y520-15IKBN:~$
```



The screenshot shows a text editor window titled "test.json" with the path "~/amazilia\_stk/jsons". The editor contains three lines of JSON data:

```
1 [2,3,250,2,0,2,2,2,7,
2 2,2,2,0,0,2,2,0,7,2,2,
3 2,2,2,2,2,2,2,2,2,1,100]
```

# Command Line Use


*Multiple read software implemented transaction :*

```
askartos@askartos-Lenovo-Y520-15IKBN:~$ sudo ./ftdiControl.py ra 0x0 0x15
addr: 0x0      data: 0x2
addr: 0x1      data: 0x3
addr: 0x2      data: 0xfa
addr: 0x3      data: 0x2
addr: 0x4      data: 0x0
addr: 0x5      data: 0x2
addr: 0x6      data: 0x2
addr: 0x7      data: 0x2
addr: 0x8      data: 0x7
addr: 0x9      data: 0x2
addr: 0xa      data: 0x2
addr: 0xb      data: 0x2
addr: 0xc      data: 0x0
addr: 0xd      data: 0x0
addr: 0xe      data: 0x2
addr: 0xf      data: 0x2
addr: 0x10     data: 0x0
addr: 0x11     data: 0x0
addr: 0x12     data: 0x2
addr: 0x13     data: 0x2
addr: 0x14     data: 0x0
addr: 0x15     data: 0x7
Its working
askartos@askartos-Lenovo-Y520-15IKBN:~$
```

# Scripting Capabilities




```
1 #!/usr/bin/python3
2 import amazilia
3
4
5
6 print(amazilia.read(0)) #READS ADDRESS 0
7
8 amazilia.write(0,243)    #WRITES ADDRESS 0
9
10 print(amazilia.read(0)) #READS ADDRESS 0
11
12
13 print("old data")
14 amazilia.multiread(0,31) #READS COMPLETE MEMORY MAP
15
16 data=[20,3,11,2,10,2,2,2,11,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,1,100]
17
18 amazilia.burst(data)    #WRITE COMPLETE MEMORY MAP
19
20 print("new data")
21 amazilia.multiread(0,31) #READS COMPLETE MEMORY MAP
```

# Amazilia Config Flow



# Thanks! Questions?

---




**[hanssel.morales@correo.uis.edu.co](mailto:hanssel.morales@correo.uis.edu.co)**  
**[onchip@uis.edu.co](mailto:onchip@uis.edu.co)**



**[@onchipUIS](https://twitter.com/onchipUIS)**

# WC Synthesis Report

---




*Take in to account that you are only using 181 registers and this system its able to bring access with the same circuitry to 512 registers*

# RAC Synthesis Results Expected WC

---

Frequency Target	312,5 MHz
Number of Flops	164



16(from Shift registers) + 107(from Regmap) + 8(from Data\_router) + 9 (synq) + 13(from Access Controller) + 5 (burst counter) + 6 (FSMs)

# RAC Incremental Synthesis Results WC

---

Frequency Target	333 MHz
Number of Flops	180 (why ?)
Area	108.5 $\mu\text{m}$ x 108.5 $\mu\text{m}$



# Registers Bank Synthesis Results Expected

---

Frequency Target	312,5 MHz
Number of Flops	115



107(from Regmap) + 8(from output Data\_router)

# Registers Bank **Generic** Synthesis Obtained WC

---


Frequency Target	333 MHz
Number of Flops	115
Area	-

# **Incremental** Synthesis Results Obtained WC


---

Frequency Target	333 MHz
Number of Flops	144 (guilty)
Area	103.8 $\mu\text{m}$ x 103.8 $\mu\text{m}$


# Re-time Increases number of flops




# Re-time Increases number of flops



# Re-time Increases number of flops



## Re-time Increases number of flops



**W/R Reg**

**Read Only Reg**