## CS 61C Fall 2019

## Flynn's Taxonomy, DLP

Discussion 11: November 11, 2019

## 1 Flynn's Taxonomy

[1.1] Explain SISD and give an example if available.

Single Instruction Single Data; each instruction is executed in order, acting on a single stream of data. For example, traditional computer programs.

1.2 Explain SIMD and give an example if available.

Single Instruction Multiple Data; each instruction is executed in order, acting on multiple streams of data. For example, the SSE Intrinsics.

[1.3] Explain MISD and give an example if available.


Multiple Instruction Single Data; multiple instructions are executed simultaneously, acting on a single stream of data. There are no good modern examples.

1.4 Explain MIMD and give an example if available.

Multiple Instruction Multiple Data; multiple instructions are executed simultaneously, acting on multiple streams of data. For example, map reduce or multithreaded programs.

## 2 Data-Level Parallelism

The idea central to data level parallelism is vectorized calculation: applying operations to multiple items (which are part of a single vector) at the same time.



Some machines with x86 architectures have special, wider registers, that can hold 128, 256, or even 512 bits. Intel intrinsics (Intel proprietary technology) allow us to use these wider registers to harness the power of DLP in C code.

Below is a small selection of the available Intel intrinsic instructions. All of them perform operations using 128-bit registers. The type \_\_m128i is used when these registers hold 4 ints, 8 shorts or 16 chars; \_\_m128d is used for 2 double precision floats, and \_\_m128 is used for 4 single precision floats. Where you see "epiXX", epi stands for extended packed integer, and XX is the number of bits in the integer.

"epi32" for example indicates that we are treating the 128-bit register as a pack of 4 32-bit integers.

- \_\_m128i \_mm\_set1\_epi32(int i):
  Set the four signed 32-bit integers within the vector to i.
- \_\_m128i \_mm\_loadu\_si128( \_\_m128i \*p):
  Load the 4 successive ints pointed to by p into a 128-bit vector.
- \_\_m128i \_mm\_mullo\_epi32(\_\_m128i a, \_\_m128i b): Return vector  $(a_0 \cdot b_0, a_1 \cdot b_1, a_2 \cdot b_2, a_3 \cdot b_3)$ .
- \_\_m128i \_mm\_add\_epi32(\_\_m128i a, \_\_m128i b): Return vector  $(a_0+b_0,a_1+b_1,a_2+b_2,a_3+b_3)$
- void \_mm\_storeu\_si128( \_\_m128i \*p, \_\_m128i a): Store 128-bit vector a at pointer p.
- \_\_m128i \_mm\_and\_si128(\_\_m128i a, \_\_m128i b):

  Perform a bitwise AND of 128 bits in a and b, and return the result.
- \_\_m128i \_mm\_cmpeq\_epi32(\_\_m128i a, \_\_m128i b):
  The ith element of the return vector will be set to 0xFFFFFFF if the ith elements of a and b are equal, otherwise it'll be set to 0.

Notice: On this worksheet, we are using the *unaligned* versions of the commands that interface with memory (i.e. storeu/loadu vs. store/load). This is because the store/load commands require that the address we are loading at is aligned at some byte boundary (and not necessarily just word-aligned), whereas the unaligned versions have no such requirements. For instance, \_mm\_store\_si128 needs the address to be aligned on a 16-byte boundary (i.e. is a multiple of 16). There is extra work that needs to be done to achieve these alignment requirements, so for this class, we just use the unaligned variants.

2.1 You have an array of 32-bit integers and a 128-bit vector as follows:

```
int arr[8] = {1, 2, 3, 4, 5, 6, 7, 8};
__m128i vector = _mm_loadu_si128((__m128i *) arr);
```

For each of the following tasks, fill in the correct arguments for each SIMD instruction, and where necessary, fill in the appropriate SIMD function. Assume they happen independently, i.e. the results of Part (a) do not at all affect Part (b).

```
(a) Multiply vector by itself, and set vector to the result.

| look at table to find match |
| vector = _mm_mullo_epi32(vector, vector);
```

(b) Add 1 to each of the first 4 elements of the arr, resulting in arr = {2, 3, 4, 5, 5, 6, 7, 8}

```
mahe vector of 15.

1 __m128i vector_ones = _mm_set1_epi32(1); \( = \)

2 __m128i result = _mm_add_epi32(vector, vector_ones); \( = \) add ovr victor + the 15 vector_ones)

3 _mm_storeu_si128((__m128i *) arr, result); \( = \) shore it back to where we got it
```

(c) Add the second half of the array to the first half of the array, resulting in arr = {1 + 5, 2 + 6, 3 + 7, 4 + 8, 5, 6, 7, 8} = {6, 8, 10, 12, 5, 6, 7, 8}

```
ndd the two vectors together
                                                                                                                         Flynn's Taxonomy, DLP 3
                                  __m128i result = _mm_add_epi32(_mm_loadu_si128((__m128i *) (arr + 4)), vector)
                                  _mm_storeu_si128((m128i*) arr, result); & Override the original front part of the
                           (d) Set every element of the array that is not equal to 5 to 0, resulting in arr
                                   = \{0, 0, 0, 0, 5, 0, 0, 0\}. Remember that the first half of the array has
                                   already been loaded into vector.
                                  __m128i fives = _mm_set1_epi32(5); \( \tau_m\) muhe vector full of 6's.
                               __m128i fives = _mm_set1_epi32(5); \( \tag{om pute} \) the 5's vector to the input vector __m128i mask = _mm_cmpeq_epi32(vector, fives); \( \tag{cm en ber}, \) this will then output all 1's or all 0's
        first
          nulf
                                __m128i result = _mm_and_si128(mask, vector); \( \int_i.e. \) \( \int_r \) \( \nabla \) \( \nabl
                               __m128i result = _mm_and_si128(mask, vector); i.e. lx FFFFFFFFF or v.
__mm_storeu_si128((__m128i *) arr, result);
vector = _mm_loadu_si128((__m128i *) (arr + 4));

mask = _mm_cmpeq_epi32(vector, fives);

Finally we store our result back to the array
      second
This is us
                                   _mm_storeu_si128((__m128i *) (arr + 4), result);
 Replicating what
we did for the
  F.V. (2.2)
                          SIMD-ize the following function, which returns the product of all of the elements
                          in an array. Things to think about: When iterating through a loop and grabbing
   parts,
                          elements 4 at a time, how should we update our index for the next iteration? What
                          if our array has a length that isn't a multiple of 4? Can we always SIMD-ize an
                          entire array? What can we do to handle this tail case?
                          static int product_naive(int n, int *a) {
                                  int product = 1;
                                  for (int i = 0; i < n; i++) {
                                          product *= a[i];
                          4 return product;
                          }
                          static int product_vectorized(int n, int *a) { Initializer Stays the same.
                                  int result[4]; \( \text{We prepour result}
                                  __m128i prod_v = __mm_set1_epi32(1); < init prodvct to 1.
                                  for (int i = 0; i < n/4 * 4; i += 4) { // Vectorized loop \succeq work on data Sets of m/t) (e 4.
                                  3
                     23
                                          result[0] *= a[i]; ~ tail ase for 134 + 0
                 344
                                  return result[0] * result[1] * result[2] * result[3];
                                                        mu toply them back together.
       Remember M4 is floor division so n/4.4 will chop off the
           remainder bits (i.e. 9-78)
```