
CS 61C Fall 2018 Single-Cycle Datapath

Discussion 11: November 5, 2018 5B Lea

Single-Cycle CPU

W-Ivi/avipe



- (a) On the datapath above, fill in each round box with the name of the datapath component, and each square box with the name of the control signal.
- (b) Explain what happens in each datapath stage.
 - IF Instruction Fetch

Send address to the instruction memory, and read IMEM at that address.

ID Instruction Decode

Generate control signals from the instruction bits, generate the immediate, and read registers from the RegFile.

EX Execute

Perform ALU operations, and do branch comparison.

MEM Memory

Read from or write to the data memory.

WB Writeback

2 Single-Cycle Datapath

memory to the RegFile.

Fill out the following table with the control signals for each instruction based on the datapath on the previous page. Wherever possible, use * to indicate that what you as a market what this signal is does not matter.

BrEq BrLT PCSel ImmSel BrUn ASel 1.2 Fill out the following table with the control signals for each instruction based on

	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	*	*	0	*	*	0 (Reg)	0 (Reg)	add	0	1	1 (ALU)
ori	*	*	0	I	*	0 (Reg)	1 (Imm)	or	0	1	1 (ALU)
lw	*	*	0	I	*	0 (Reg)	1 (Imm)	add	0	1	2 (MEM)
sw	*	*	0	S	*	0 (Reg)	1 (Imm)	add	1	0	*
beq	1/0	1/0	1/0	SB	*	1 (PC)	1 (Imm)	add	0	0	*
jal	*	*	1	UJ	*	1 (PC)	1 (Imm)	add	0	1	0 (PC + 4)
bltu	1/0	1/0	1/0	SB	1	1 (PC)	1 (Imm)	add	0	0	*

Clocking Methodology

- A state element is an element connected to the clock (denoted by a triangle at the bottom). The input signal to each state element must stabilize before each rising edge.
- The critical path is the longest delay path between state elements in the circuit. If we place registers in the critical path, we can shorten the period by reducing the amount of logic between registers.

For this exercise, assume the delay for each stage in the datapath is as follows:

IF: 200 ps

ID: 100 ps

EX: 200 ps

MEM: 200 ps WB: 100 ps

(a) Mark the stages of the datapath that the following instructions use and calculate the total time needed to execute the instruction.

						200+100 -1 200 + 100= 600
	IF	ID	EX	MEM	WB	Total Time 7 7 7
add	X	X	X		X	Total Time 200 + 100 = 600 600 ps & I F HD + EX + WB
ori	X	X	X		X	600 ps
-> lw	X	X	X	X	X	800 ps
-> sw	X	X	X	X		700 ps
beq	X	X	X			500 ps
jal	X	X	X		X	600 ps
bltu	X	X	X			500 ps
bothe	haves	not h	nepu	C6.1		

(b) Which instruction(s) exercise the critical path?

~ longest dolay puth. Load word (lw), which uses all 5 stages.

(c) What is the fastest you could clock this single cycle datapath?

 $\frac{1}{\text{Constant}} - \frac{1}{800} \text{ picoseconds} = \frac{1}{800*10^{-12}} \text{ seconds} = 1,2500,000 s^{-1} = 1.25 GHz$

(d) Why is the single cycle datapath inefficient?

At any given time, most of the parts of the single cycle datapath are sitting unused. Also, even though not every instruction exercises the critical path, the datapath can only be clocked as fast as the slowest instruction.

(e) How can you improve its performance? What is the purpose of pipelining?

Performance can be improved with pipelining, or putting registers between stages so that the amount of conditional logic between registers is reduced, allowing for a faster clock time.

Acarrotis ya have to make all sections take the same time this you have to set I to the longest time regardless of the stage. In our example, the clock is at least 200 ps.