
P1041 CS 61C Virtual Memory Diam Fall 2018 Discussion 13: November 26, 2018 rayer NOR STREVA) 7 STEPA Addressing & + the offset must be the summe MADA Virtual Address (VA) What your program uses Page fable to DRAM may have Virtual Page Number (VPN) Page Offset Physical Address (PA) What actually determines where in memory to go 210.22-2 12 192(1K)=12 4+ offset Physical Page Number (PPN) Page Offset With 4 KiB pages and byte addresses, 2^{page offset bits} = 4096, so there are 12 page offset bits. Translate virtual addresses (VA) to physical addresses (PA) using the translation lookaside buffer (TLB) and page table. Then, use the physical address Each process has itsour paye table. to access memory as the program intended. P. Addr. V. Addr. **CPU** TLB Cache we also conserve spond by making the rovel of an page table. I tro a tree whereapage take level points to another page take Page Memory Table Translation Memory Unit 32 17 level fill of gets to the age bill Data Pages A chunk of memory or disk with a set size. Addresses in the same physical page. The page table determines the mapping from the same physical page. PPN — Page entry (VPN: 0) — Page entry (VPN: 1) Each stored row of the page table is called a page table entry. The page table is stored in memory: the OS sets a register telling the hardware the address of Alototthis Robin by his first entry of the page table. The processor updates the "dirty" bit in the page table which lets the OS to know whether updating a page on disk is necessary. Each process gets its own page table. **Protection Fault** The page table entry for a virtual page has permission bits that prohibit the requested operation. Page Fault The page table entry for a virtual page has its valid bit set to false. The entry is not in memory. = This BiFits not in DRAM. May be Pa dish. If so evizta page in DRAM of Allocak he spacet more the page from I she to DRAM I final Valid allocate non page to from tent of the cocy.

Translation Lookaside Buffer

A cache for the page table. Each block is a single page table entry. If an entry is not in the TLB, it's a TLB miss. Assuming fully associative:

TLB Valid	Tag (VPN)	Page Table Entry			
		Page Dirty	Permission Bits	PPN	
		— TLB entr	y —		
		— TLB entr	y —		



1.1 What are three specific benefits of using virtual memory?

- Illusion of infinite memory (bridges memory and disk in memory hierarchy).
- Simulates full address space for each process so that the linker/loader dont need to know about other programs.

7.2010-40N

- Enforces protection between processes and even within a process (e.g. readonly pages set up by the OS).
- What should happen to the TLB when a new value is loaded into the page table address register?

The valid bits of the TLB should all be set to 0. The page table entries in the TLB corresponded to the old page table, so none of them are valid once the page table address register points to a different page table

1.3 A processor has 16-bit addresses, 256 byte pages, and an 8-entry fully associative TLB with LRU replacement (the LRU field is 3 bits and encodes the order in which pages were accessed, 0 being the most recent). At some time instant, the TLB for the current process is the initial state given in the table below. Assume that all current page table entries are in the initial TLB. Assume also that all pages can be read from and written to. Fill in the final state of the TLB according to the access pattern below.

avestion. How may 6,73 does the TLB need to store?

Free Physical Pages 0x17, 0x18, 0x19

Access Pattern

1. 0x11f0 (Read)

2. 0x1301 (Write)

3. 0x20ae (Write)

4. 0x2332 (Write)

5. 0x20ff (Read)

6. 0x34|15 (Write)

Page = 256= 28 50 1042(28)=86.7 offset.

Alsress Spars, Ee - Page DESet

- Tag

16-8= 8 bit fag.

Initial TLB

								0	(-)	(2)
	VPN	PPN	Valid	Dirty	LRU	2	(3)	4	4	6)
	0x01	0x11	1	1	0 1	2	5	2	2	3
(1) 0x00	0×00	.071	10	7 7	()	(1	((
	0x10	0x13	1	1	1 2	3	4))	(
3	0x20	0x12	1	10	5 5	6	0	1	1	2
4	0x00	0x00	160	1070	7 7	7)	0	4	4
(0x11	0x14	1	0	4 100	1	2	. 3)	<u></u>
	0xac	0x15	1	1	2 3	4	5	6	6	/
6	0xff	0xff	1	100	3 4	5	6	7	7	0
									8	

Final TLB

	VPN	PPN	Valid	Dirty	LRU
	0x01	0x11	1	1	5
	0x13	0x17	1	1	3
	0x10	0x13	1	1	6
	0x20	0x12	1	1	1
	0x23	0x18	1	1	2
	0x11	0x14	1	0	4
	0xac	0x15	1	1	7
1	0x34	0x19	1	1	0

on Miss, we VELFU Replacement to patter new range in.

1. 0x11) for (Read): hit, LRUs: 1, 7, 2, 5, 7, 0, 3, 4

VPN.

1. 0x11) for (Read): hit, LRUs: 1, 7, 2, 5, 7, 0, 3, 4

LRUs: 2, 0x13|01 (Write): miss, map VPN 0x13 to PPN 0x17, valid and dirty divition of a wall.

LRUs: 2, 0, 3, 6, 7, 1, 4, 5

Gotton TLB for 1. 0x11) for (Read): hit, LRUs: 1, 7, 2, 5, 7, 0, 3, 4

LRUs: 2, 0, 3, 6, 7, 1, 4, 5

Gotton TLB for 1. 0x11) for (Read): hit, LRUs: 1, 7, 2, 5, 7, 0, 3, 4

LRUs: 2, 0, 3, 6, 7, 1, 4, 5

2108. 2, 0, 3, 0, 7, 1, 4, 5 210 3. 0x20ae (Write): hit, dirty, LRUs: 3, 1, 4, 0, 7, 2, 5, 6

Was vite: miss, map VPN 0x23 to PPN 0x18, valid and dirty,
LRUs: 4, 2, 5, 1, 0, 3, 6, 7

5. 0x20ff (Read): hit, LRUs: 4, 2, 5, 0, 1, 3, 6, 7

6. 0x34 5 (Write): miss and replace last entry, map VPN 0x34 to 0x19, dirty, LRUs, 5, 3, 6, 1, 2, 4, 7, 0

toten Till so some LAUB not dirty, we do not need to write the exist I write to mem page buch to dish, LRV,