

1 Boolean Logic

In digital electronics, it is often important to get certain outputs based on your inputs, as laid out by a truth table. Truth tables map directly to Boolean expressions, and Boolean expressions map directly to logic gates. However, in order to minimize the number of logic gates needed to implement a circuit, it is often useful to simplify long Boolean expressions.

We can simplify expressions using the nine key laws of Boolean algebra:

Name	AND Form	OR form
Commutative	$AB = BA$	$A + B = B + A$
Associative	$AB(C) = A(BC)$	$A + (B + C) = (A + B) + C$
Identity	$1A = A$	$0 + A = A$
Null	$0A = 0$	$1 + A = 1$
Absorption	$A(A + B) = A$	$A + AB = A$
Distributive	$(A + B)(A + C) = A + BC$	$A(B + C) = AB + AC$
Idempotent	$A(A) = A$	$A + A = A$
Inverse	$A(\bar{A}) = 0$	$A + \bar{A} = 1$
Demorgan's	$\overline{AB} = \bar{A} + \bar{B}$	$\overline{A + B} = \bar{A}(\bar{B})$

1.1 Simplify the following Boolean expressions:

(a) $(A + B)(A + \bar{B})C$

$$(A + B)(A + \bar{B})C = (A + B\bar{B})C = AC$$

Distributive property

$$(AA + A\bar{B} + AB + B\bar{B})C$$

$$(A + A(\bar{B} + B) + B\bar{B})C$$

$$(A + A)C$$

$$AC$$

(b) $\bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC + A\bar{B}C$

$$\bar{A}\bar{C}(\bar{B} + B) + A\bar{C}(B + \bar{B}) + AC(B + \bar{B}) = \bar{A}\bar{C} + A\bar{C} + AC$$

$$= \bar{A}\bar{C} + A\bar{C} + \bar{A}C + AC$$

$$= (\bar{A} + A)\bar{C} + A(\bar{C} + C)$$

$$= A + \bar{C}$$

Inverse property

adding this does not change the truth table

(c) $\overline{A(\bar{B}\bar{C} + BC)}$

split the line, change the sign

$$\begin{aligned}
 \overline{A(\overline{B}\overline{C} + BC)} &= \overline{A + \overline{B}\overline{C} + BC} \quad \leftarrow \text{Use De Morgan's law} \\
 &= \overline{A + \overline{B}\overline{C}} \quad \leftarrow \text{Use De Morgan's law} \\
 &= \overline{A} + (B + C)(\overline{B} + \overline{C}) \quad \leftarrow \overline{B}\overline{B} + B\overline{C} + C\overline{B} + \overline{C}\overline{C} \\
 &= \overline{A} + B\overline{C} + \overline{B}C
 \end{aligned}$$

$$(d) \overline{A}(A + B) + (B + AA)(A + \overline{B})$$






$$\begin{aligned}
 \overline{A}(A + B) + (B + AA)(A + \overline{B}) &= (\overline{A}A + \overline{A}B) + (B + AA)(A + \overline{B}) \\
 &= \overline{A}B + (B + AA)(A + \overline{B}) \\
 &= \overline{A}B + (B + A)(A + \overline{B}) \\
 &= \overline{A}B + (BA + A\overline{B} + AB + A\overline{B}) \\
 &= \overline{A}B + (BA + A + A\overline{B}) \quad \leftarrow A + A = A \\
 &= \overline{A}B + A \\
 &= A + B
 \end{aligned}$$

If A true, it's true, if it's false, it's what B is thus we can say $A + B$

2 Logic Gates

2.1 Label the following logic gates:

Triangle with circle at end



NOT, AND, OR, XOR, NAND, NOR, XNOR

Same shapes as and/or/xor but w/ circle at end.

Circle means the output is inverted.

2.2 Convert the following to boolean expressions on input signals A and B:

(a) NAND

$$\overline{A}\overline{B} + \overline{A}B + A\overline{B}$$

NAND		
a	b	out
0	0	1
0	1	1
1	0	1
1	1	0

(b) XOR

$$\overline{A}B + A\overline{B}$$

XOR		
a	b	out
0	0	0
0	1	1
1	0	1
1	1	0


(c) XNOR

$$\overline{A}\overline{B} + AB$$

XNOR		
a	b	out
0	0	1
0	1	0
1	0	0
1	1	1

Nand can flip input if you put it to both terminals.

2.3 Create an AND gate using only NAND gates. (Hint: use 2.2!)




Want: AB from $\overline{A}\overline{B} + \overline{A}B + A\overline{B}$

NAND		
a	b	out
0	0	1
0	1	1
1	0	1
1	1	0

3 State Intro


There are two basic types of circuits: combinational logic circuits and state elements. **Combinational logic** circuits simply change based on their inputs after whatever propagation delay is associated with them. For example, if an AND gate (pictured below) has an associated propagation delay of 2ps, its output will change based on its input as follows:




You should notice that the output of this AND gate always changes 2ps after its inputs change. (aka sequential logic)

State elements, on the other hand, can *remember* their inputs even after the inputs change. State elements change value based on a clock signal. A rising edge-triggered register, for example, samples its input at the rising edge of the clock (when the clock signal goes from 0 to 1).

Like logic gates, registers also have a delay associated with them before their output will reflect the input that was sampled. This is called the clk-to-q delay. (“Q” often indicates output). This is the time between the rising edge of the clock signal and the time the register’s output reflects the input change.




For the following register circuit, assume **setup** of 2.5ps, **hold** time of 1.5ps, and a **clk-to-q** time of 1.5ps. The clock signal has a period of 13ps.



You’ll notice that the value of the output in the diagram above doesn’t change immediately after the rising edge of the clock. Clock cycle time must be ~~small~~ large enough that inputs to registers don’t change within the hold time and large enough

to account for clk-to-q times, setup times, and combinational logic delays.

- 3.1 For the following 2 circuits, fill out the timing diagram. The clock period (rising edge to rising edge) is 8ps. For every register, clk-to-q delay is 2ps, setup time is 4ps, and hold time is 2ps. NOT gates have a 2ps propagation delay




$$\text{Max delay} = \text{Setup time} + \text{clk-to-Q} + \text{CL critical path delay}$$

$$\text{Min period} = \text{max delay}$$



$$\text{max freq} = \frac{1}{\text{min period}}$$

max clock frequency constraints


$$t_{\text{hold}} \leq t_{\text{input}} \leq t_{\text{clk period}} - t_{\text{setup}}$$



Not initialized until after first clock tick



- 3.2 In the circuit below, RegA and RegB have setup, hold, and clk-to-q times of 4ns, all logic gates have a delay of 5ns, and RegC has a setup time of 6ns. What is the maximum allowable hold time for RegC? What is the minimum acceptable clock cycle time for this circuit, and clock frequency does it correspond to?



The maximum allowable hold time for RegC is how long it takes for RegC's input to change, so $(\text{clk-to-q of A or B}) + \text{shortest CL time} = 4 + (5 + 5) = 14 \text{ ns}$.

min \rightarrow

clk-to-q

shortest path (and \rightarrow and)

The minimum acceptable clock cycle time is $\text{clk-to-q} + \text{longest CL time} + \text{setup time} = 4 + (5 + 5 + 5) + 6 = 25 \text{ ns}$.

clk-to-q \rightarrow longest path (and \rightarrow or \rightarrow and) \leftarrow setup time of RegC

25 ns corresponds to a clock frequency of $(1/(25 * 10^{-9}))s^{-1} = 40 \text{ MHz}$

\nearrow need to invert period to get frequency.