forked from torvalds/linux
-
Notifications
You must be signed in to change notification settings - Fork 49
/
i2c-ast2600.c
2405 lines (2148 loc) · 77.3 KB
/
i2c-ast2600.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// SPDX-License-Identifier: GPL-2.0-only
/*
* ASPEED AST2600 new register set I2C controller driver
*
* Copyright (C) ASPEED Technology Inc.
*/
#include <linux/bits.h>
#include <linux/clk.h>
#include <linux/completion.h>
#include <linux/delay.h>
#include <linux/dma-mapping.h>
#include <linux/err.h>
#include <linux/i2c.h>
#include <linux/i2c-smbus.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/module.h>
#include <linux/mfd/syscon.h>
#include <linux/of.h>
#include <linux/of_irq.h>
#include <linux/platform_device.h>
#include <linux/property.h>
#include <linux/regmap.h>
#include <linux/reset.h>
#include <linux/slab.h>
#include "i2c-ast2600-global.h"
/* 0x00 : I2CC Master/Slave Function Control Register */
#define AST2600_I2CC_FUN_CTRL 0x00
#define AST2600_I2CC_SLAVE_ADDR_RX_EN BIT(20)
#define AST2600_I2CC_MASTER_RETRY_MASK GENMASK(19, 18)
#define AST2600_I2CC_MASTER_RETRY(x) (((x) & GENMASK(1, 0)) << 18)
#define AST2600_I2CC_BUS_AUTO_RELEASE BIT(17)
#define AST2600_I2CC_M_SDA_LOCK_EN BIT(16)
#define AST2600_I2CC_MULTI_MASTER_DIS BIT(15)
#define AST2600_I2CC_M_SCL_DRIVE_EN BIT(14)
#define AST2600_I2CC_MSB_STS BIT(9)
#define AST2600_I2CC_SDA_DRIVE_1T_EN BIT(8)
#define AST2600_I2CC_M_SDA_DRIVE_1T_EN BIT(7)
#define AST2600_I2CC_M_HIGH_SPEED_EN BIT(6)
/* reserver 5 : 2 */
#define AST2600_I2CC_SLAVE_EN BIT(1)
#define AST2600_I2CC_MASTER_EN BIT(0)
/* 0x04 : I2CC Master/Slave Clock and AC Timing Control Register #1 */
#define AST2600_I2CC_AC_TIMING 0x04
#define AST2600_I2CC_TTIMEOUT(x) (((x) & GENMASK(4, 0)) << 24)
#define AST2600_I2CC_TCKHIGHMIN(x) (((x) & GENMASK(3, 0)) << 20)
#define AST2600_I2CC_TCKHIGH(x) (((x) & GENMASK(3, 0)) << 16)
#define AST2600_I2CC_TCKLOW(x) (((x) & GENMASK(3, 0)) << 12)
#define AST2600_I2CC_THDDAT(x) (((x) & GENMASK(1, 0)) << 10)
#define AST2600_I2CC_TOUTBASECLK(x) (((x) & GENMASK(1, 0)) << 8)
#define AST2600_I2CC_TBASECLK(x) ((x) & GENMASK(3, 0))
/* 0x08 : I2CC Master/Slave Transmit/Receive Byte Buffer Register */
#define AST2600_I2CC_STS_AND_BUFF 0x08
#define AST2600_I2CC_TX_DIR_MASK GENMASK(31, 29)
#define AST2600_I2CC_SDA_OE BIT(28)
#define AST2600_I2CC_SDA_O BIT(27)
#define AST2600_I2CC_SCL_OE BIT(26)
#define AST2600_I2CC_SCL_O BIT(25)
#define AST2600_I2CC_SCL_LINE_STS BIT(18)
#define AST2600_I2CC_SDA_LINE_STS BIT(17)
#define AST2600_I2CC_BUS_BUSY_STS BIT(16)
#define AST2600_I2CC_GET_RX_BUFF(x) (((x) >> 8) & GENMASK(7, 0))
/* 0x0C : I2CC Master/Slave Pool Buffer Control Register */
#define AST2600_I2CC_BUFF_CTRL 0x0C
#define AST2600_I2CC_GET_RX_BUF_LEN(x) (((x) & GENMASK(29, 24)) >> 24)
#define AST2600_I2CC_SET_RX_BUF_LEN(x) (((((x) - 1) & GENMASK(4, 0)) << 16) | BIT(0))
#define AST2600_I2CC_SET_TX_BUF_LEN(x) (((((x) - 1) & GENMASK(4, 0)) << 8) | BIT(0))
#define AST2600_I2CC_GET_TX_BUF_LEN(x) ((((x) & GENMASK(12, 8)) >> 8) + 1)
/* 0x10 : I2CM Master Interrupt Control Register */
#define AST2600_I2CM_IER 0x10
/* 0x14 : I2CM Master Interrupt Status Register : WC */
#define AST2600_I2CM_ISR 0x14
#define AST2600_I2CM_PKT_TIMEOUT BIT(18)
#define AST2600_I2CM_PKT_ERROR BIT(17)
#define AST2600_I2CM_PKT_DONE BIT(16)
#define AST2600_I2CM_BUS_RECOVER_FAIL BIT(15)
#define AST2600_I2CM_SDA_DL_TO BIT(14)
#define AST2600_I2CM_BUS_RECOVER BIT(13)
#define AST2600_I2CM_SMBUS_ALT BIT(12)
#define AST2600_I2CM_SCL_LOW_TO BIT(6)
#define AST2600_I2CM_ABNORMAL BIT(5)
#define AST2600_I2CM_NORMAL_STOP BIT(4)
#define AST2600_I2CM_ARBIT_LOSS BIT(3)
#define AST2600_I2CM_RX_DONE BIT(2)
#define AST2600_I2CM_TX_NAK BIT(1)
#define AST2600_I2CM_TX_ACK BIT(0)
/* 0x18 : I2CM Master Command/Status Register */
#define AST2600_I2CM_CMD_STS 0x18
#define AST2600_I2CM_PKT_ADDR(x) (((x) & GENMASK(6, 0)) << 24)
#define AST2600_I2CM_PKT_EN BIT(16)
#define AST2600_I2CM_SDA_OE_OUT_DIR BIT(15)
#define AST2600_I2CM_SDA_O_OUT_DIR BIT(14)
#define AST2600_I2CM_SCL_OE_OUT_DIR BIT(13)
#define AST2600_I2CM_SCL_O_OUT_DIR BIT(12)
#define AST2600_I2CM_RECOVER_CMD_EN BIT(11)
#define AST2600_I2CM_RX_DMA_EN BIT(9)
#define AST2600_I2CM_TX_DMA_EN BIT(8)
/* Command Bit */
#define AST2600_I2CM_RX_BUFF_EN BIT(7)
#define AST2600_I2CM_TX_BUFF_EN BIT(6)
#define AST2600_I2CM_STOP_CMD BIT(5)
#define AST2600_I2CM_RX_CMD_LAST BIT(4)
#define AST2600_I2CM_RX_CMD BIT(3)
#define AST2600_I2CM_TX_CMD BIT(1)
#define AST2600_I2CM_START_CMD BIT(0)
/* 0x1C : I2CM Master DMA Transfer Length Register */
#define AST2600_I2CM_DMA_LEN 0x1C
/* Tx Rx support length 1 ~ 4096 */
#define AST2600_I2CM_SET_RX_DMA_LEN(x) ((((x) & GENMASK(11, 0)) << 16) | BIT(31))
#define AST2600_I2CM_SET_TX_DMA_LEN(x) (((x) & GENMASK(11, 0)) | BIT(15))
/* 0x20 : I2CS Slave Interrupt Control Register */
#define AST2600_I2CS_IER 0x20
/* 0x24 : I2CS Slave Interrupt Status Register */
#define AST2600_I2CS_ISR 0x24
#define AST2600_I2CS_ADDR_INDICATE_MASK GENMASK(31, 30)
#define AST2600_I2CS_SLAVE_PENDING BIT(29)
#define AST2600_I2CS_WAIT_TX_DMA BIT(25)
#define AST2600_I2CS_WAIT_RX_DMA BIT(24)
#define AST2600_I2CS_ADDR3_NAK BIT(22)
#define AST2600_I2CS_ADDR2_NAK BIT(21)
#define AST2600_I2CS_ADDR1_NAK BIT(20)
#define AST2600_I2CS_ADDR_MASK GENMASK(19, 18)
#define AST2600_I2CS_PKT_ERROR BIT(17)
#define AST2600_I2CS_PKT_DONE BIT(16)
#define AST2600_I2CS_INACTIVE_TO BIT(15)
#define AST2600_I2CS_SLAVE_MATCH BIT(7)
#define AST2600_I2CS_ABNOR_STOP BIT(5)
#define AST2600_I2CS_STOP BIT(4)
#define AST2600_I2CS_RX_DONE_NAK BIT(3)
#define AST2600_I2CS_RX_DONE BIT(2)
#define AST2600_I2CS_TX_NAK BIT(1)
#define AST2600_I2CS_TX_ACK BIT(0)
/* 0x28 : I2CS Slave CMD/Status Register */
#define AST2600_I2CS_CMD_STS 0x28
#define AST2600_I2CS_ACTIVE_ALL GENMASK(18, 17)
#define AST2600_I2CS_PKT_MODE_EN BIT(16)
#define AST2600_I2CS_AUTO_NAK_NOADDR BIT(15)
#define AST2600_I2CS_AUTO_NAK_EN BIT(14)
#define AST2600_I2CS_ALT_EN BIT(10)
#define AST2600_I2CS_RX_DMA_EN BIT(9)
#define AST2600_I2CS_TX_DMA_EN BIT(8)
#define AST2600_I2CS_RX_BUFF_EN BIT(7)
#define AST2600_I2CS_TX_BUFF_EN BIT(6)
#define AST2600_I2CS_RX_CMD_LAST BIT(4)
#define AST2600_I2CS_TX_CMD BIT(2)
#define AST2600_I2CS_DMA_LEN 0x2C
#define AST2600_I2CS_SET_RX_DMA_LEN(x) (((((x) - 1) & GENMASK(11, 0)) << 16) | BIT(31))
#define AST2600_I2CS_RX_DMA_LEN_MASK (GENMASK(11, 0) << 16)
#define AST2600_I2CS_SET_TX_DMA_LEN(x) ((((x) - 1) & GENMASK(11, 0)) | BIT(15))
#define AST2600_I2CS_TX_DMA_LEN_MASK GENMASK(11, 0)
/* I2CM Master DMA Tx Buffer Register */
#define AST2600_I2CM_TX_DMA 0x30
/* I2CM Master DMA Rx Buffer Register */
#define AST2600_I2CM_RX_DMA 0x34
/* I2CS Slave DMA Tx Buffer Register */
#define AST2600_I2CS_TX_DMA 0x38
/* I2CS Slave DMA Rx Buffer Register */
#define AST2600_I2CS_RX_DMA 0x3C
#define AST2600_I2CS_ADDR_CTRL 0x40
#define AST2600_I2CS_ADDR3_MASK GENMASK(22, 16)
#define AST2600_I2CS_ADDR2_MASK GENMASK(14, 8)
#define AST2600_I2CS_ADDR1_MASK GENMASK(6, 0)
#define AST2600_I2CM_DMA_LEN_STS 0x48
#define AST2600_I2CS_DMA_LEN_STS 0x4C
#define AST2600_I2C_GET_TX_DMA_LEN(x) ((x) & GENMASK(12, 0))
#define AST2600_I2C_GET_RX_DMA_LEN(x) (((x) & GENMASK(28, 16)) >> 16)
/* 0x40 : Slave Device Address Register */
#define AST2600_I2CS_ADDR3_ENABLE BIT(23)
#define AST2600_I2CS_ADDR3(x) ((x) << 16)
#define AST2600_I2CS_ADDR2_ENABLE BIT(15)
#define AST2600_I2CS_ADDR2(x) ((x) << 8)
#define AST2600_I2CS_ADDR1_ENABLE BIT(7)
#define AST2600_I2CS_ADDR1(x) (x)
#define I2C_SLAVE_MSG_BUF_SIZE 256
#define AST2600_I2C_DMA_SIZE 4096
#define MASTER_TRIGGER_LAST_STOP (AST2600_I2CM_RX_CMD_LAST | AST2600_I2CM_STOP_CMD)
#define SLAVE_TRIGGER_CMD (AST2600_I2CS_ACTIVE_ALL | AST2600_I2CS_PKT_MODE_EN)
#define AST_I2C_TIMEOUT_CLK 0x2
enum xfer_mode {
BYTE_MODE,
BUFF_MODE,
DMA_MODE,
};
struct ast2600_i2c_bus {
struct i2c_adapter adap;
struct device *dev;
void __iomem *reg_base;
struct regmap *global_reg;
int irq;
/* 0: dma, 1: pool, 2:byte */
enum xfer_mode mode;
/* 0: old mode, 1: new mode */
int clk_div_mode;
struct clk *clk;
u32 apb_clk;
u32 bus_frequency;
int slave_operate;
u32 timeout;
/* smbus alert */
int alert_enable;
struct i2c_smbus_alert_setup alert_data;
struct i2c_client *ara;
/* Multi-master */
bool multi_master;
/* master structure */
int cmd_err;
struct completion cmd_complete;
/* smbus send */
bool smbus_protocol;
struct i2c_msg *msgs; /* cur xfer msgs */
size_t buf_index; /* buffer mode idx */
/* cur xfer msgs index*/
int msgs_index;
int msgs_count; /* total msgs */
u8 *master_safe_buf;
dma_addr_t master_dma_addr;
/*total xfer count */
int master_xfer_cnt;
int master_xfer_tx_cnt;
int master_xfer_rx_cnt;
/* Buffer mode */
void __iomem *buf_base;
size_t buf_size;
/* Slave structure */
int slave_xfer_len;
int slave_xfer_cnt;
#ifdef CONFIG_I2C_SLAVE
unsigned char *slave_dma_buf;
dma_addr_t slave_dma_addr;
struct i2c_client *slave;
#endif
};
static u32 ast2600_select_i2c_clock(struct ast2600_i2c_bus *i2c_bus)
{
unsigned long base_clk[16];
int baseclk_idx;
u32 clk_div_reg;
u32 scl_low;
u32 scl_high;
int divisor = 0;
u32 data;
int i;
regmap_read(i2c_bus->global_reg, AST2600_I2CG_CLK_DIV_CTRL, &clk_div_reg);
for (i = 0; i < 16; i++) {
if (i == 0)
base_clk[i] = i2c_bus->apb_clk;
else if ((i > 0) && (i < 5))
base_clk[i] = (i2c_bus->apb_clk * 2) /
(((clk_div_reg >> ((i - 1) * 8)) & GENMASK(7, 0)) + 2);
else
base_clk[i] = base_clk[4] / (1 << (i - 5));
if ((base_clk[i] / i2c_bus->bus_frequency) <= 32) {
baseclk_idx = i;
divisor = DIV_ROUND_UP(base_clk[i], i2c_bus->bus_frequency);
break;
}
}
baseclk_idx = min(baseclk_idx, 15);
divisor = min(divisor, 32);
scl_low = min(divisor * 9 / 16 - 1, 15);
scl_high = (divisor - scl_low - 2) & GENMASK(3, 0);
data = (scl_high - 1) << 20 | scl_high << 16 | scl_low << 12 | baseclk_idx;
if (i2c_bus->timeout) {
data |= AST2600_I2CC_TOUTBASECLK(AST_I2C_TIMEOUT_CLK);
data |= AST2600_I2CC_TTIMEOUT(i2c_bus->timeout);
}
return data;
}
static u8 ast2600_i2c_recover_bus(struct ast2600_i2c_bus *i2c_bus)
{
u32 state = readl(i2c_bus->reg_base + AST2600_I2CC_STS_AND_BUFF);
int ret = 0;
u32 ctrl;
int r;
dev_dbg(i2c_bus->dev, "%d-bus recovery bus [%x]\n", i2c_bus->adap.nr, state);
ctrl = readl(i2c_bus->reg_base + AST2600_I2CC_FUN_CTRL);
/* Disable master/slave mode */
writel(ctrl & ~(AST2600_I2CC_MASTER_EN | AST2600_I2CC_SLAVE_EN),
i2c_bus->reg_base + AST2600_I2CC_FUN_CTRL);
/* Enable master mode only */
writel(readl(i2c_bus->reg_base + AST2600_I2CC_FUN_CTRL) | AST2600_I2CC_MASTER_EN,
i2c_bus->reg_base + AST2600_I2CC_FUN_CTRL);
reinit_completion(&i2c_bus->cmd_complete);
i2c_bus->cmd_err = 0;
/* Check 0x14's SDA and SCL status */
state = readl(i2c_bus->reg_base + AST2600_I2CC_STS_AND_BUFF);
if (!(state & AST2600_I2CC_SDA_LINE_STS) && (state & AST2600_I2CC_SCL_LINE_STS)) {
writel(AST2600_I2CM_RECOVER_CMD_EN, i2c_bus->reg_base + AST2600_I2CM_CMD_STS);
r = wait_for_completion_timeout(&i2c_bus->cmd_complete, i2c_bus->adap.timeout);
if (r == 0) {
dev_dbg(i2c_bus->dev, "recovery timed out\n");
ret = -ETIMEDOUT;
} else {
if (i2c_bus->cmd_err) {
dev_dbg(i2c_bus->dev, "recovery error\n");
ret = -EPROTO;
}
}
}
/* Recovery done */
state = readl(i2c_bus->reg_base + AST2600_I2CC_STS_AND_BUFF);
if (state & AST2600_I2CC_BUS_BUSY_STS) {
dev_dbg(i2c_bus->dev, "Can't recover bus [%x]\n", state);
ret = -EPROTO;
}
/* restore original master/slave setting */
writel(ctrl, i2c_bus->reg_base + AST2600_I2CC_FUN_CTRL);
return ret;
}
#ifdef CONFIG_I2C_SLAVE
static void ast2600_i2c_slave_packet_dma_irq(struct ast2600_i2c_bus *i2c_bus, u32 sts)
{
int slave_rx_len;
u32 cmd = 0;
u8 value;
int i;
sts &= ~(AST2600_I2CS_SLAVE_PENDING);
/* Handle i2c slave timeout condition */
if (AST2600_I2CS_INACTIVE_TO & sts) {
cmd = SLAVE_TRIGGER_CMD;
cmd |= AST2600_I2CS_RX_DMA_EN;
writel(AST2600_I2CS_SET_RX_DMA_LEN(I2C_SLAVE_MSG_BUF_SIZE),
i2c_bus->reg_base + AST2600_I2CS_DMA_LEN);
writel(cmd, i2c_bus->reg_base + AST2600_I2CS_CMD_STS);
writel(AST2600_I2CS_PKT_DONE, i2c_bus->reg_base + AST2600_I2CS_ISR);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
return;
}
sts &= ~(AST2600_I2CS_PKT_DONE | AST2600_I2CS_PKT_ERROR);
switch (sts) {
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE | AST2600_I2CS_WAIT_RX_DMA:
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_WAIT_RX_DMA:
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_REQUESTED, &value);
slave_rx_len = AST2600_I2C_GET_RX_DMA_LEN(readl(i2c_bus->reg_base +
AST2600_I2CS_DMA_LEN_STS));
for (i = 0; i < slave_rx_len; i++) {
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_RECEIVED,
&i2c_bus->slave_dma_buf[i]);
}
writel(AST2600_I2CS_SET_RX_DMA_LEN(I2C_SLAVE_MSG_BUF_SIZE),
i2c_bus->reg_base + AST2600_I2CS_DMA_LEN);
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_RX_DMA_EN;
break;
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_STOP:
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
writel(AST2600_I2CS_SET_RX_DMA_LEN(I2C_SLAVE_MSG_BUF_SIZE),
i2c_bus->reg_base + AST2600_I2CS_DMA_LEN);
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_RX_DMA_EN;
break;
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE_NAK |
AST2600_I2CS_RX_DONE | AST2600_I2CS_STOP:
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_WAIT_RX_DMA |
AST2600_I2CS_RX_DONE | AST2600_I2CS_STOP:
case AST2600_I2CS_RX_DONE_NAK | AST2600_I2CS_RX_DONE | AST2600_I2CS_STOP:
case AST2600_I2CS_RX_DONE | AST2600_I2CS_WAIT_RX_DMA | AST2600_I2CS_STOP:
case AST2600_I2CS_RX_DONE | AST2600_I2CS_STOP:
case AST2600_I2CS_RX_DONE | AST2600_I2CS_WAIT_RX_DMA:
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE | AST2600_I2CS_STOP:
if (sts & AST2600_I2CS_SLAVE_MATCH)
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_REQUESTED, &value);
slave_rx_len = AST2600_I2C_GET_RX_DMA_LEN(readl(i2c_bus->reg_base +
AST2600_I2CS_DMA_LEN_STS));
for (i = 0; i < slave_rx_len; i++) {
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_RECEIVED,
&i2c_bus->slave_dma_buf[i]);
}
writel(AST2600_I2CS_SET_RX_DMA_LEN(I2C_SLAVE_MSG_BUF_SIZE),
i2c_bus->reg_base + AST2600_I2CS_DMA_LEN);
if (sts & AST2600_I2CS_STOP)
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_RX_DMA_EN;
break;
/* it is Mw data Mr coming -> it need send tx */
case AST2600_I2CS_RX_DONE | AST2600_I2CS_WAIT_TX_DMA:
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE | AST2600_I2CS_WAIT_TX_DMA:
/* it should be repeat start read */
if (sts & AST2600_I2CS_SLAVE_MATCH)
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_REQUESTED, &value);
slave_rx_len = AST2600_I2C_GET_RX_DMA_LEN(readl(i2c_bus->reg_base +
AST2600_I2CS_DMA_LEN_STS));
for (i = 0; i < slave_rx_len; i++) {
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_RECEIVED,
&i2c_bus->slave_dma_buf[i]);
}
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_READ_REQUESTED,
&i2c_bus->slave_dma_buf[0]);
writel(0, i2c_bus->reg_base + AST2600_I2CS_DMA_LEN_STS);
writel(AST2600_I2CS_SET_TX_DMA_LEN(1),
i2c_bus->reg_base + AST2600_I2CS_DMA_LEN);
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_TX_DMA_EN;
break;
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_WAIT_TX_DMA:
/* First Start read */
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_READ_REQUESTED,
&i2c_bus->slave_dma_buf[0]);
writel(AST2600_I2CS_SET_TX_DMA_LEN(1),
i2c_bus->reg_base + AST2600_I2CS_DMA_LEN);
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_TX_DMA_EN;
break;
case AST2600_I2CS_WAIT_TX_DMA:
/* it should be next start read */
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_READ_PROCESSED,
&i2c_bus->slave_dma_buf[0]);
writel(0, i2c_bus->reg_base + AST2600_I2CS_DMA_LEN_STS);
writel(AST2600_I2CS_SET_TX_DMA_LEN(1),
i2c_bus->reg_base + AST2600_I2CS_DMA_LEN);
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_TX_DMA_EN;
break;
case AST2600_I2CS_TX_NAK | AST2600_I2CS_STOP:
/* it just tx complete */
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
writel(0, i2c_bus->reg_base + AST2600_I2CS_DMA_LEN_STS);
writel(AST2600_I2CS_SET_RX_DMA_LEN(I2C_SLAVE_MSG_BUF_SIZE),
i2c_bus->reg_base + AST2600_I2CS_DMA_LEN);
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_RX_DMA_EN;
break;
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE:
cmd = 0;
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_REQUESTED, &value);
break;
case AST2600_I2CS_STOP:
cmd = 0;
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
break;
default:
dev_dbg(i2c_bus->dev, "unhandled slave isr case %x, sts %x\n", sts,
readl(i2c_bus->reg_base + AST2600_I2CC_STS_AND_BUFF));
break;
}
if (cmd)
writel(cmd, i2c_bus->reg_base + AST2600_I2CS_CMD_STS);
writel(AST2600_I2CS_PKT_DONE, i2c_bus->reg_base + AST2600_I2CS_ISR);
readl(i2c_bus->reg_base + AST2600_I2CS_ISR);
dev_dbg(i2c_bus->dev, "cmd %x\n", cmd);
}
static void ast2600_i2c_slave_packet_buff_irq(struct ast2600_i2c_bus *i2c_bus, u32 sts)
{
int slave_rx_len = 0;
u32 cmd = 0;
u8 value;
int i;
/* due to master slave is common buffer, so need force the master stop not issue */
if (readl(i2c_bus->reg_base + AST2600_I2CM_CMD_STS) & GENMASK(15, 0)) {
writel(0, i2c_bus->reg_base + AST2600_I2CM_CMD_STS);
i2c_bus->cmd_err = -EBUSY;
writel(0, i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
complete(&i2c_bus->cmd_complete);
}
/* Handle i2c slave timeout condition */
if (AST2600_I2CS_INACTIVE_TO & sts) {
writel(SLAVE_TRIGGER_CMD, i2c_bus->reg_base + AST2600_I2CS_CMD_STS);
writel(AST2600_I2CS_PKT_DONE, i2c_bus->reg_base + AST2600_I2CS_ISR);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
i2c_bus->slave_operate = 0;
return;
}
sts &= ~(AST2600_I2CS_PKT_DONE | AST2600_I2CS_PKT_ERROR);
if (sts & AST2600_I2CS_SLAVE_MATCH)
i2c_bus->slave_operate = 1;
switch (sts) {
case AST2600_I2CS_SLAVE_PENDING | AST2600_I2CS_WAIT_RX_DMA |
AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE | AST2600_I2CS_STOP: // #1 1010004 -> 21010094
case AST2600_I2CS_SLAVE_PENDING |
AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE | AST2600_I2CS_STOP: // #1 1010004 ->20010094
case AST2600_I2CS_SLAVE_PENDING |
AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_STOP: // #1 1010004 ->20010090
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
fallthrough;
case AST2600_I2CS_SLAVE_PENDING |
AST2600_I2CS_WAIT_RX_DMA | AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE: // #1 10014 -> 21010084
case AST2600_I2CS_WAIT_RX_DMA | AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE: // #1 21010014 -> 1010084
// fix this : with when stop is coming and clr rx len set trigger rx buff size = 0
case AST2600_I2CS_WAIT_RX_DMA | AST2600_I2CS_SLAVE_MATCH: // #1 1010080 //normal coming
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_REQUESTED, &value);
cmd = SLAVE_TRIGGER_CMD;
if (sts & AST2600_I2CS_RX_DONE) {
slave_rx_len = AST2600_I2CC_GET_RX_BUF_LEN(readl(i2c_bus->reg_base +
AST2600_I2CC_BUFF_CTRL));
for (i = 0; i < slave_rx_len; i++) {
value = readb(i2c_bus->buf_base + 0x10 + i);
dev_dbg(i2c_bus->dev, "%02x ", value);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_RECEIVED, &value);
}
}
if (readl(i2c_bus->reg_base + AST2600_I2CS_CMD_STS) & AST2600_I2CS_RX_BUFF_EN)
cmd = 0;
else
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_RX_BUFF_EN;
writel(AST2600_I2CC_SET_RX_BUF_LEN(i2c_bus->buf_size),
i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
break;
case AST2600_I2CS_WAIT_RX_DMA | AST2600_I2CS_RX_DONE: //#2 1010004
cmd = SLAVE_TRIGGER_CMD;
slave_rx_len = AST2600_I2CC_GET_RX_BUF_LEN(readl(i2c_bus->reg_base +
AST2600_I2CC_BUFF_CTRL));
for (i = 0; i < slave_rx_len; i++) {
value = readb(i2c_bus->buf_base + 0x10 + i);
dev_dbg(i2c_bus->dev, "%02x ", value);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_RECEIVED, &value);
}
cmd |= AST2600_I2CS_RX_BUFF_EN;
writel(AST2600_I2CC_SET_RX_BUF_LEN(i2c_bus->buf_size),
i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
break;
case AST2600_I2CS_SLAVE_PENDING | AST2600_I2CS_WAIT_RX_DMA |
AST2600_I2CS_RX_DONE | AST2600_I2CS_STOP: ///#3 21010014
// D | P | S
cmd = SLAVE_TRIGGER_CMD;
slave_rx_len = AST2600_I2CC_GET_RX_BUF_LEN(readl(i2c_bus->reg_base +
AST2600_I2CC_BUFF_CTRL));
for (i = 0; i < slave_rx_len; i++) {
value = readb(i2c_bus->buf_base + 0x10 + i);
dev_dbg(i2c_bus->dev, "%02x ", value);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_RECEIVED, &value);
}
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
cmd |= AST2600_I2CS_RX_BUFF_EN;
writel(AST2600_I2CC_SET_RX_BUF_LEN(i2c_bus->buf_size),
i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
break;
case AST2600_I2CS_SLAVE_PENDING | AST2600_I2CS_RX_DONE | AST2600_I2CS_STOP: /////#3 pre isr 1010004 -> 20010014
cmd = SLAVE_TRIGGER_CMD;
slave_rx_len = AST2600_I2CC_GET_RX_BUF_LEN(readl(i2c_bus->reg_base +
AST2600_I2CC_BUFF_CTRL));
for (i = 0; i < slave_rx_len; i++) {
value = readb(i2c_bus->buf_base + 0x10 + i);
dev_dbg(i2c_bus->dev, "%02x ", value);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_RECEIVED, &value);
}
/* workaround for avoid next start with len != 0 */
writel(BIT(0), i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
break;
case AST2600_I2CS_RX_DONE | AST2600_I2CS_STOP: /////#3 1010014
cmd = SLAVE_TRIGGER_CMD;
slave_rx_len = AST2600_I2CC_GET_RX_BUF_LEN(readl(i2c_bus->reg_base +
AST2600_I2CC_BUFF_CTRL));
for (i = 0; i < slave_rx_len; i++) {
value = readb(i2c_bus->buf_base + 0x10 + i);
dev_dbg(i2c_bus->dev, "%02x ", value);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_RECEIVED, &value);
}
//workaround for avoid next start with len != 0
writel(BIT(0), i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
break;
case AST2600_I2CS_WAIT_TX_DMA | AST2600_I2CS_SLAVE_MATCH://2010080
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_READ_REQUESTED, &value);
dev_dbg(i2c_bus->dev, "tx : %02x ", value);
writeb(value, i2c_bus->buf_base);
writel(AST2600_I2CC_SET_TX_BUF_LEN(1),
i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_TX_BUFF_EN;
break;
case AST2600_I2CS_WAIT_TX_DMA | AST2600_I2CS_RX_DONE: //1010080 -> 2010004
case AST2600_I2CS_WAIT_TX_DMA: //2010004 -> 2010000
if (sts & AST2600_I2CS_RX_DONE) {
slave_rx_len = AST2600_I2CC_GET_RX_BUF_LEN(readl(i2c_bus->reg_base +
AST2600_I2CC_BUFF_CTRL));
for (i = 0; i < slave_rx_len; i++) {
value = readb(i2c_bus->buf_base + 0x10 + i);
dev_dbg(i2c_bus->dev, "%02x ", value);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_RECEIVED, &value);
}
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_READ_REQUESTED, &value);
} else {
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_READ_PROCESSED, &value);
}
dev_dbg(i2c_bus->dev, "tx : %02x ", value);
writeb(value, i2c_bus->buf_base);
writel(AST2600_I2CC_SET_TX_BUF_LEN(1),
i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_TX_BUFF_EN;
break;
/* workaround : trigger the cmd twice to fix next state keep 1000000 */
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE: //#3 10014 -> 10084
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_REQUESTED, &value);
cmd = SLAVE_TRIGGER_CMD | AST2600_I2CS_RX_BUFF_EN;
writel(cmd, i2c_bus->reg_base + AST2600_I2CS_CMD_STS);
break;
case AST2600_I2CS_TX_NAK | AST2600_I2CS_STOP://2010000 -> 10012
case AST2600_I2CS_STOP:
cmd = SLAVE_TRIGGER_CMD;
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
break;
default:
dev_dbg(i2c_bus->dev, "unhandled slave isr case %x, sts %x\n", sts,
readl(i2c_bus->reg_base + AST2600_I2CC_STS_AND_BUFF));
break;
}
if (cmd)
writel(cmd, i2c_bus->reg_base + AST2600_I2CS_CMD_STS);
writel(AST2600_I2CS_PKT_DONE, i2c_bus->reg_base + AST2600_I2CS_ISR);
readl(i2c_bus->reg_base + AST2600_I2CS_ISR);
if ((sts & AST2600_I2CS_STOP) && !(sts & AST2600_I2CS_SLAVE_PENDING))
i2c_bus->slave_operate = 0;
dev_dbg(i2c_bus->dev, "slave_rx_len %d, cmd %x\n", slave_rx_len, cmd);
}
static void ast2600_i2c_slave_byte_irq(struct ast2600_i2c_bus *i2c_bus, u32 sts)
{
u32 i2c_buff = readl(i2c_bus->reg_base + AST2600_I2CC_STS_AND_BUFF);
u32 cmd = AST2600_I2CS_ACTIVE_ALL;
u8 byte_data;
u8 value;
switch (sts) {
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE | AST2600_I2CS_WAIT_RX_DMA:
dev_dbg(i2c_bus->dev, "S : Sw|D\n");
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_REQUESTED, &value);
/* first address match is address */
byte_data = AST2600_I2CC_GET_RX_BUFF(i2c_buff);
dev_dbg(i2c_bus->dev, "addr [%x]", byte_data);
break;
case AST2600_I2CS_RX_DONE | AST2600_I2CS_WAIT_RX_DMA:
dev_dbg(i2c_bus->dev, "S : D\n");
byte_data = AST2600_I2CC_GET_RX_BUFF(i2c_buff);
dev_dbg(i2c_bus->dev, "rx [%x]", byte_data);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_WRITE_RECEIVED, &byte_data);
break;
case AST2600_I2CS_SLAVE_MATCH | AST2600_I2CS_RX_DONE | AST2600_I2CS_WAIT_TX_DMA:
cmd |= AST2600_I2CS_TX_CMD;
dev_dbg(i2c_bus->dev, "S : Sr|D\n");
byte_data = AST2600_I2CC_GET_RX_BUFF(i2c_buff);
dev_dbg(i2c_bus->dev, "addr : [%02x]", byte_data);
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_READ_REQUESTED, &byte_data);
dev_dbg(i2c_bus->dev, "tx: [%02x]\n", byte_data);
writel(byte_data, i2c_bus->reg_base + AST2600_I2CC_STS_AND_BUFF);
break;
case AST2600_I2CS_TX_ACK | AST2600_I2CS_WAIT_TX_DMA:
cmd |= AST2600_I2CS_TX_CMD;
dev_dbg(i2c_bus->dev, "S : D\n");
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_READ_PROCESSED, &byte_data);
dev_dbg(i2c_bus->dev, "tx: [%02x]\n", byte_data);
writel(byte_data, i2c_bus->reg_base + AST2600_I2CC_STS_AND_BUFF);
break;
case AST2600_I2CS_STOP:
case AST2600_I2CS_STOP | AST2600_I2CS_TX_NAK:
dev_dbg(i2c_bus->dev, "S : P\n");
i2c_slave_event(i2c_bus->slave, I2C_SLAVE_STOP, &value);
break;
default:
dev_dbg(i2c_bus->dev, "unhandled pkt isr %x\n", sts);
break;
}
writel(cmd, i2c_bus->reg_base + AST2600_I2CS_CMD_STS);
writel(sts, i2c_bus->reg_base + AST2600_I2CS_ISR);
readl(i2c_bus->reg_base + AST2600_I2CS_ISR);
}
static int ast2600_i2c_slave_irq(struct ast2600_i2c_bus *i2c_bus)
{
u32 ier = readl(i2c_bus->reg_base + AST2600_I2CS_IER);
u32 isr = readl(i2c_bus->reg_base + AST2600_I2CS_ISR);
if (!(isr & ier))
return 0;
/*
* Slave interrupt coming after Master package done
* So need handle master first.
*/
if (readl(i2c_bus->reg_base + AST2600_I2CM_ISR) & AST2600_I2CM_PKT_DONE)
return 0;
dev_dbg(i2c_bus->dev, "isr %x\n", isr);
isr &= ~(AST2600_I2CS_ADDR_INDICATE_MASK);
if (AST2600_I2CS_ADDR1_NAK & isr)
isr &= ~AST2600_I2CS_ADDR1_NAK;
if (AST2600_I2CS_ADDR2_NAK & isr)
isr &= ~AST2600_I2CS_ADDR2_NAK;
if (AST2600_I2CS_ADDR3_NAK & isr)
isr &= ~AST2600_I2CS_ADDR3_NAK;
if (AST2600_I2CS_ADDR_MASK & isr)
isr &= ~AST2600_I2CS_ADDR_MASK;
if (AST2600_I2CS_PKT_DONE & isr) {
if (i2c_bus->mode == DMA_MODE)
ast2600_i2c_slave_packet_dma_irq(i2c_bus, isr);
else
ast2600_i2c_slave_packet_buff_irq(i2c_bus, isr);
} else {
ast2600_i2c_slave_byte_irq(i2c_bus, isr);
}
return 1;
}
#endif
static int ast2600_smbus_do_start(struct ast2600_i2c_bus *i2c_bus)
{
struct i2c_msg *msg = &i2c_bus->msgs[i2c_bus->msgs_index];
struct i2c_msg *msgr = &i2c_bus->msgs[i2c_bus->msgs_index + 1];
int xfer_len = 0;
int i = 0;
u32 cmd;
cmd = AST2600_I2CM_PKT_EN | AST2600_I2CM_PKT_ADDR(msg->addr) | AST2600_I2CM_START_CMD;
/* send start */
dev_dbg(i2c_bus->dev, "SMBUS msgs_count (%d)", i2c_bus->msgs_count);
dev_dbg(i2c_bus->dev, "SMBUS msg0 %sing %d byte%s %s 0x%02x\n",
msg->flags & I2C_M_RD ? "read" : "write",
msg->len, msg->len > 1 ? "s" : "",
msg->flags & I2C_M_RD ? "from" : "to", msg->addr);
dev_dbg(i2c_bus->dev, "SMBUS msg1 %sing %d byte%s %s 0x%02x\n",
msgr->flags & I2C_M_RD ? "read" : "write",
msgr->len, msgr->len > 1 ? "s" : "",
msgr->flags & I2C_M_RD ? "from" : "to", msgr->addr);
/*local record tx / rx count*/
i2c_bus->master_xfer_tx_cnt = 0;
i2c_bus->master_xfer_rx_cnt = 0;
i2c_bus->buf_index = 0;
for (i = 0; i < i2c_bus->msgs_count; i++) {
if (msg->flags & I2C_M_RD) {
cmd |= (AST2600_I2CM_RX_CMD | AST2600_I2CM_RX_BUFF_EN);
if (msg->flags & I2C_M_RECV_LEN) {
dev_dbg(i2c_bus->dev, "smbus read\n");
xfer_len = 1;
cmd &= ~(AST2600_I2CM_STOP_CMD);
} else {
if (msg->len > i2c_bus->buf_size) {
xfer_len = i2c_bus->buf_size;
cmd &= ~(AST2600_I2CM_STOP_CMD);
} else {
xfer_len = msg->len;
cmd |= MASTER_TRIGGER_LAST_STOP;
}
}
writel(AST2600_I2CC_SET_RX_BUF_LEN(xfer_len),
i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
} else {
u8 wbuf[4];
/* buff mode */
if (msg->len > i2c_bus->buf_size) {
xfer_len = i2c_bus->buf_size;
} else {
xfer_len = msg->len;
cmd |= AST2600_I2CM_STOP_CMD;
}
if (xfer_len) {
cmd |= AST2600_I2CM_TX_BUFF_EN | AST2600_I2CM_TX_CMD;
if (readl(i2c_bus->reg_base + AST2600_I2CS_ISR))
return -ENOMEM;
writel(AST2600_I2CC_SET_TX_BUF_LEN(xfer_len),
i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
if (readl(i2c_bus->reg_base + AST2600_I2CS_ISR))
return -ENOMEM;
for (i = 0; i < xfer_len; i++) {
wbuf[i % 4] = msg->buf[i];
if (i % 4 == 3)
writel(*(u32 *)wbuf, i2c_bus->buf_base + i - 3);
dev_dbg(i2c_bus->dev, "[%02x]\n", msg->buf[i]);
}
if (--i % 4 != 3)
writel(*(u32 *)wbuf, i2c_bus->buf_base + i - (i % 4));
}
if (readl(i2c_bus->reg_base + AST2600_I2CS_ISR))
return -ENOMEM;
}
msg++;
}
dev_dbg(i2c_bus->dev, "len %d , cmd %x\n", xfer_len, cmd);
writel(cmd, i2c_bus->reg_base + AST2600_I2CM_CMD_STS);
return 0;
}
static int ast2600_i2c_do_start(struct ast2600_i2c_bus *i2c_bus)
{
struct i2c_msg *msg = &i2c_bus->msgs[i2c_bus->msgs_index];
int xfer_len = 0;
int i = 0;
u32 cmd;
cmd = AST2600_I2CM_PKT_EN | AST2600_I2CM_PKT_ADDR(msg->addr) | AST2600_I2CM_START_CMD;
/* send start */
dev_dbg(i2c_bus->dev, "[%d] %sing %d byte%s %s 0x%02x\n",
i2c_bus->msgs_index, msg->flags & I2C_M_RD ? "read" : "write",
msg->len, msg->len > 1 ? "s" : "",
msg->flags & I2C_M_RD ? "from" : "to", msg->addr);
i2c_bus->master_xfer_cnt = 0;
i2c_bus->buf_index = 0;
if (msg->flags & I2C_M_RD) {
cmd |= AST2600_I2CM_RX_CMD;
if (i2c_bus->mode == DMA_MODE) {
/* dma mode */
cmd |= AST2600_I2CM_RX_DMA_EN;
if (msg->flags & I2C_M_RECV_LEN) {
dev_dbg(i2c_bus->dev, "smbus read\n");
xfer_len = 1;
} else {
if (msg->len > AST2600_I2C_DMA_SIZE) {
xfer_len = AST2600_I2C_DMA_SIZE;
} else {
xfer_len = msg->len;
if (i2c_bus->msgs_index + 1 == i2c_bus->msgs_count) {
dev_dbg(i2c_bus->dev, "last stop\n");
cmd |= MASTER_TRIGGER_LAST_STOP;
}
}
}
writel(AST2600_I2CM_SET_RX_DMA_LEN(xfer_len - 1),
i2c_bus->reg_base + AST2600_I2CM_DMA_LEN);
i2c_bus->master_safe_buf = i2c_get_dma_safe_msg_buf(msg, 1);
if (!i2c_bus->master_safe_buf)
return -ENOMEM;
i2c_bus->master_dma_addr =
dma_map_single(i2c_bus->dev, i2c_bus->master_safe_buf, msg->len, DMA_FROM_DEVICE);
if (dma_mapping_error(i2c_bus->dev, i2c_bus->master_dma_addr)) {
i2c_put_dma_safe_msg_buf(i2c_bus->master_safe_buf, msg, false);
i2c_bus->master_safe_buf = NULL;
return -ENOMEM;
}
writel(i2c_bus->master_dma_addr, i2c_bus->reg_base + AST2600_I2CM_RX_DMA);
} else if (i2c_bus->mode == BUFF_MODE) {
/* buff mode */
cmd |= AST2600_I2CM_RX_BUFF_EN;
if (msg->flags & I2C_M_RECV_LEN) {
dev_dbg(i2c_bus->dev, "smbus read\n");
xfer_len = 1;
} else {
if (msg->len > i2c_bus->buf_size) {
xfer_len = i2c_bus->buf_size;
} else {
xfer_len = msg->len;
if (i2c_bus->msgs_index + 1 == i2c_bus->msgs_count) {
dev_dbg(i2c_bus->dev, "last stop\n");
cmd |= MASTER_TRIGGER_LAST_STOP;
}
}
}
writel(AST2600_I2CC_SET_RX_BUF_LEN(xfer_len),
i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
} else {
/* byte mode */
xfer_len = 1;
if (msg->flags & I2C_M_RECV_LEN) {
dev_dbg(i2c_bus->dev, "smbus read\n");
} else {
if (i2c_bus->msgs_index + 1 == i2c_bus->msgs_count) {
if (msg->len == 1) {
dev_dbg(i2c_bus->dev, "last stop\n");
cmd |= MASTER_TRIGGER_LAST_STOP;
}
}
}
}
} else {
if (i2c_bus->mode == DMA_MODE) {
/* dma mode */
if (msg->len > AST2600_I2C_DMA_SIZE) {
xfer_len = AST2600_I2C_DMA_SIZE;
} else {
if (i2c_bus->msgs_index + 1 == i2c_bus->msgs_count) {
dev_dbg(i2c_bus->dev, "with stop\n");
cmd |= AST2600_I2CM_STOP_CMD;
}
xfer_len = msg->len;
}
if (xfer_len) {
cmd |= AST2600_I2CM_TX_DMA_EN | AST2600_I2CM_TX_CMD;
writel(AST2600_I2CM_SET_TX_DMA_LEN(xfer_len - 1),
i2c_bus->reg_base + AST2600_I2CM_DMA_LEN);
i2c_bus->master_safe_buf = i2c_get_dma_safe_msg_buf(msg, 1);
if (!i2c_bus->master_safe_buf)
return -ENOMEM;
i2c_bus->master_dma_addr =
dma_map_single(i2c_bus->dev, i2c_bus->master_safe_buf, msg->len,
DMA_TO_DEVICE);
if (dma_mapping_error(i2c_bus->dev, i2c_bus->master_dma_addr)) {
i2c_put_dma_safe_msg_buf(i2c_bus->master_safe_buf, msg, false);
i2c_bus->master_safe_buf = NULL;
return -ENOMEM;
}
writel(i2c_bus->master_dma_addr,
i2c_bus->reg_base + AST2600_I2CM_TX_DMA);
}
} else if (i2c_bus->mode == BUFF_MODE) {
u8 wbuf[4];
/* buff mode */
if (msg->len > i2c_bus->buf_size) {
xfer_len = i2c_bus->buf_size;
} else {
if (i2c_bus->msgs_index + 1 == i2c_bus->msgs_count) {
dev_dbg(i2c_bus->dev, "with stop\n");
cmd |= AST2600_I2CM_STOP_CMD;
}
xfer_len = msg->len;
}
if (xfer_len) {
cmd |= AST2600_I2CM_TX_BUFF_EN | AST2600_I2CM_TX_CMD;
if (readl(i2c_bus->reg_base + AST2600_I2CS_ISR))
return -ENOMEM;
writel(AST2600_I2CC_SET_TX_BUF_LEN(xfer_len),
i2c_bus->reg_base + AST2600_I2CC_BUFF_CTRL);
if (readl(i2c_bus->reg_base + AST2600_I2CS_ISR))
return -ENOMEM;
for (i = 0; i < xfer_len; i++) {
wbuf[i % 4] = msg->buf[i];
if (i % 4 == 3)
writel(*(u32 *)wbuf, i2c_bus->buf_base + i - 3);
dev_dbg(i2c_bus->dev, "[%02x]\n", msg->buf[i]);
}
if (--i % 4 != 3)
writel(*(u32 *)wbuf, i2c_bus->buf_base + i - (i % 4));
}
if (readl(i2c_bus->reg_base + AST2600_I2CS_ISR))
return -ENOMEM;
} else {
/* byte mode */
if ((i2c_bus->msgs_index + 1 == i2c_bus->msgs_count) && (msg->len <= 1)) {
dev_dbg(i2c_bus->dev, "with stop\n");