W806 MCU Chip Specifications

V2.0



Address: 18th Floor, Yindu Building, No. 67, Fucheng Road, Haidian District, Beijing

Tel: +86-10-62161900

Website: www.winnermicro.com



Document modification record

Version revis	ion time	revision history	author	audit
V1.0	2021/2/25 Create	document	Ray	
V2.0	2021/7/14 Add Wa	akeup PIN, Update PIN location	Ray	
				>
				*
			Y	





content

Document M	odification History	5	
1 Overview		4	
2 Features		4	
3 Chip struc	ture	6	
4 Function o	lescription		6
4.1	SDIO HOST Controller	6	
4.2	SDIO Device Controller	7	
4.3 High∹	speed SPI device controller	7	
4.4	DMA controller	8	
4.5	CLOCK AND RESET	8	
4.6	Memory Manager		8
4.7	FLASH Controller	8	
4.8	RSA Encryption Module	9	
4.9	Generic Hardware Cryptographic Module		9
4.10	I2C Controller	9	
4.11 Mast	ter/Slave SPI Controller	. 9	
4.12	UART Controller	10	
4.13	GPIO Controller		10





4.14 Time	er	10
4.15	Watchdog Controller	11
4.16 PWN	1 controller	11
4.17	I ² S Controller	11
4.18	7816/UART Controller	11
4.19	PSRAM Interface Controller	12
4.20	ADC	13
4.21	Touch Key Controller	13
5 Pin Definit	ions	14
6 Electrical	Characteristics	17
6.1 Limit	parameters	17
7 Package Ir	nformation	18



1 Overview

The W806 chip is a secure IoT MCU chip. The chip integrates 32-bit CPU processor, built-in UART, GPIO, SPI, SDIO,

I 2C, I 2S, PSRAM, 7816, ADC, LCD, TouchSensor and other digital interfaces; support TEE security engine, support a variety of hardware

Decryption algorithm, built-in DSP, floating-point arithmetic unit and security engine, support code security permission setting, built-in 1MB Flash memory, support

Firmware encrypted storage, firmware signature, security debugging, security upgrade and other security measures to ensure product security features. Suitable for small appliances, smart

It can be used in a wide range of IoT fields such as home furnishing, smart toys, industrial control, and medical monitoring.

2 Features

- ÿ Chip appearance
 - ÿ QFN56 package, 6mm x 6mm
- ÿ MCU Features
 - ÿ Integrated 32-bit XT804 processor, operating frequency 240MHz, built-in DSP, floating-point arithmetic unit and security engine
 - ÿ Built-in 1MB Flash, 288KB RAM
 - ÿ Integrated PSRAM interface, support up to 64MB external PSRAM memory
 - ÿ Integrated 6-channel UART high-speed interface
 - ÿ Integrate 4 channels of 16-bit ADC, the highest sampling rate is 1KHz
 - $\ddot{\text{y}}$ Integrate 1 high-speed SPI interface (slave interface), support up to 50MHz
 - ÿ Integrate a master/slave SPI interface
 - ÿ Integrate 1 SDIO_HOST interface, support SDIO2.0, SDHC, MMC4.2
 - $\ddot{y} \ \text{Integrate 1 SDIO_DEVICE, support SDIO2.0, the maximum throughput rate is 200Mbps} \\$
 - ÿ Integrate 1 I2C controller

MCU chip—W806







3 Chip structure




Figure 3-1 W806 chip block diagram

4 Function description

4.1 SDIO HOST Controller

The SDIO HOST device controller provides a digital interface capable of accessing Secure Digital Input Output (SDIO) and MMC cards. were able

Access SDIO devices and SD card devices that are compatible with the SDIO 2.0 protocol. The main interfaces are CK, CMD and 4 data lines.

- ÿ Compatible with SD Card Specification 1.0/1.1/2.0(SDHC)
- ÿ Compatible with SDIO memory card specification 1.1.0
- ÿ Compatible with MMC specification 2.0~4.2

MCU chip—W806





ÿ Compatible with general SPI protocol

50Mbpsÿ







4.8 RSA encryption module

RSA operation hardware coprocessor, providing Montgomery (FIOS algorithm) modular multiplication function. Cooperate with RSA software library to realize RSA algorithm.

128-bit to 2048-bit modulo multiplication is supported.

4.9 General hardware encryption module

The encryption module automatically completes the encryption of the source address space data of the specified length, and automatically writes the encrypted data back to the specified destination address space after completion;

Support SHA1/MD5/RC4/DES/3DES/AES/CRC/TRNG.

- ÿ Support SHA1/MD5/RC4/DES/3DES/AES/CRC/TRNG encryption algorithm
- ÿ DES/3DES supports ECB and CBC modes
- ÿ AES supports ECB, CBC and CTR modes
- ÿ CRC supports four modes: CRC8, CRC16_MODBUS, CRC16_CCITT and CRC32
- ÿ CRC supports input/output reverse
- ÿ SHA1/MD5/CRC supports continuous multi-packet encryption
- ÿ Built-in true random number generator, also supports seed to generate pseudo-random numbers

4.10 I2C Controller

APB bus protocol standard interface, only supports master device controller, I²C operating frequency support can be configured, 100K-400K.

4.11 Master/Slave SPI Controller

Supports synchronous SPI master-slave function. Its working clock is the internal bus clock of the system. Its characteristics are as follows:

- $\ddot{\text{y}}$ Transmit and receive paths each have 8-word deep FIFOs
- $\ddot{\text{y}}$ The master supports 4 formats of Motorola SPI (CPOL, CPHA), TI timing, macrowire time
- ÿ slave supports 4 formats of Motorola SPI (CPOL, CPHA);





- ÿ The main device supports bit transmission, the maximum supports 65535bit transmission
- ÿ The slave device supports transmission modes of various length bytes
- ÿ The maximum clock frequency of SPI_Clk input from the slave device is 1/6 of the system clock

4.12 UART Controller

- ÿ The device side complies with the APB bus interface protocol
- ÿ Support interrupt or polling working mode
- ÿ Support DMA transfer mode, there are 32-byte FIFOs for sending and receiving
- ÿ Programmable baud rate
- $\ddot{\text{y}}$ 5-8bit data length, and parity polarity can be configured
- ÿ 1 or 2 stop bits configurable
- ÿ Support RTS/CTS flow control
- ÿ Support Break frame sending and receiving
- ÿ Overrunÿparity errorÿframe errorÿrx break frame ÿÿÿ
- ÿ Up to 16-burst byte DMA operation

4.13 GPIO Controller

Configurable GPIO, software-controlled input and output, hardware-controlled input and output, and configurable interrupt mode.

The GPIOA and GPIOB registers have different starting addresses, but the functions are the same.

4.14 Timer

Microsecond and millisecond timing (the number of counts is configured according to the clock frequency), and six configurable 32-bit counters are realized.

When successful, a corresponding interrupt is generated



4.15 Watchdog Controller

Support "Watchdog" function. Observe the correctness of software behavior and allow global reset after system crash. "Watchdog" generates a periodic

The system software must respond to this interrupt and clear the interrupt flag; if the interrupt flag has not been cleared for a long time due to a system crash, the

Generate a hard reset to perform a global reset of the system.

4.16 PWM Controller

- ÿ 5-channel PWM signal generation function
- $\ddot{\text{y}}$ 2-channel input signal capture function (two channels of PWM0 and PWM4)
- ÿ Frequency range: 3Hz~160KHz
- ÿ The maximum precision of the duty cycle: 1/256, the width of the counter inserted in the dead zone: 8bit

4.17 I2S Controller

- ÿ Support AMBA APB bus interface, 32bit single read and write operations
- ÿ Support master, slave mode, can work in duplex
- \ddot{y} Support 8/16/24/32 bit width, the highest sampling frequency is 128KHz
- ÿ Support mono and stereo mode
- ÿ Compatible with I2S and MSB justified data format, compatible with PCM A/B format
- ÿ Support DMA request for read and write operations. Only supports word-by-word operations

4.18 7816/UART Controller

- ÿ The device side complies with the APB bus interface protocol
- ÿ Support interrupt or polling working mode
- ÿ Support DMA transfer mode, there are 32-byte FIFOs for sending and receiving
- $\ddot{\text{y}}$ DMA can only operate by byte, the maximum 16-burst byte DMA operation



Com	mpatible with UART and 7816 interface functions:
Seria	al port function:
ÿ Pr	rogrammable baud rate
ÿ 5-	-8bit data length, and parity polarity can be configured
ÿ 1 c	or 2 stop bits configurable
ÿ Sı	upport RTS/CTS flow control
ÿ Sı	upport Break frame sending and receiving
ÿΟν	verrunÿparity errorÿframe errorÿrx break frame ÿÿÿÿ
7816	6 interface function:
ў Со	compatible with ISO-7816-3 T=0.T=1 mode
ÿ Co	compatible with EVM2000 protocol
ÿ Po	ossible placement guard time (11 ETU-267 ETU)
ÿ Fo	orward/reverse convention is software configurable
ÿ Sı	upport send/receive parity check and retransmission function
ÿ Su	upport 0.5 and 1.5 stop bit configuration
4.19 PS	RAM Interface Controller
W806 has a	a built-in PSRAM controller with SPI/QSPI interface, supports external PSRAM device access, and provides bus-based PSRAM read, write, and erase
operate. The	maximum read and write speed is 80MHz.
ÿ Sı	upport read and write access to external PSRAM
ÿ Co	onfigurable as SPI and QSPI
ÿ SF	PI/QSPI clock frequency can be configured

ÿ Support BURST INC mode access



ÿ Support half sleep mode of PSRAM

4.20 ADC

The acquisition module based on Sigma-Delta ADC completes the acquisition of up to 4 channels of analog signals. The sampling rate is controlled by the external input clock.

It can collect input voltage and also collect chip temperature, and support input calibration and temperature compensation calibration.

4.21 Touch key controller The basic functions of the module are as believe: y Supports up to 15 Touch Sensor scans y Record the scanning result of each Touch Sensor y Report scan results by interrupt



5 Pin Definition






Table 6-1 Pin Assignment Definition (QFN56)

Number N	lame Type Pin Fur	nction After F	Reset	Multiplexing function	Up and down ability
1	PB_18	I/O GPIO), input, high impedance UART5_	TX/LCD_SEG30	UP/DOWN
2	PB_26	I/O GPIO	o, input, high impedance LSPI_Mo	DSI/PWM4/LCD_SEG1	UP/DOWN
3	PB_25	I/O GPIO), input, high impedance LSPI_MI	SO/PWM3/LCD_COM0	UP/DOWN
4	PB_24	I/O GPIO	o, input, high impedance LSPI_Ck	/PWM2/LCD_SEG2	UP/DOWN
5	PB_22	I/O GPIO	o, input, high impedance UART0_	CTS/PCM_CK/LCD_COM2	UP/DOWN
6	PB_21	I/O GPIO), input, high impedance UART0_	RTS/PCM_SYNC/LCD_COM1	UP/DOWN
7	PB_20	I/O UAR	T_RX	UART0_RX/PWM1/UART1_CTS/I2C_SCL	UP/DOWN
8	PB_19	I/O UAR	т_тх	UART0_TX/PWM0/UART1_RTS/I2C_SDA	UP/DOWN
9 WAK	EUP I WAKEUP w	akeup funct	ion		DOWN
10	RESET	I RESE	ET reset		UP
11 XTA	L_OUT O Externa	crystal osci	llator output		
12 XTA	L_IN I External cry	stal input			
13	VDD33	P chip	power supply, 3.3V		
14	NC			A	
15	VDD33	P chip	power supply, 3.3V		
16	VDD33	P chip	power supply, 3.3V		
17	VDD33	P chip	power supply, 3.3V	> . >	
18 BOC	TMODE I/O BOO	TMODE		I2S_MCLK/LSPI_CS/PWM2/I2S_DO	UP/DOWN
19	PA_1	I / O JTA	G_CK	JTAG_CK/I2C_SCL/PWM3/I2S_LRCK/ADC_1	UP/DOWN
20	PA_2	I/O GPIO), input, high impedance UART1_	RTS/UART2_TX/PWM0/UART3_RTS/ADC_4	UP/DOWN
21	PA_3	I/O GPIO	o, input, high impedance UART1_	CTS/UART2_RX/PWM1/UART3_CTS/ADC_3	UP/DOWN
22	PA_4	1/O JTA	G_SWO	JTAG_SWO/I2C_SDA/PWM4/I2S_BCK/ADC_2	UP/DOWN
23	PA_5	I/O GPIO), input, high impedance UART3_	TX/UART2_RTS/PWM_BREAK/UART4_RTS	UP/DOWN
24	PA_6	I/O GPIO), input, high impedance UART3_	RX/UART2_CTS/NULL/UART4_CTS/LCD_SEG31	UP/DOWN
25	PA_7	I/O GPIO), input, high impedance PWM4/L	SPI_MOSI/I2S_MCK/I2S_DI/LCD_SEG3/Touch_1	UP/DOWN
26	PA_8	I/O GPIO), input, high impedance PWM_B	REAK/UART4_TX/UART5_TX/I2S_BCLK/LCD_SEG4	UP/DOWN
27	PA_9	I/O GPIO), input, high impedance MMC_C	K/UART4_RX/UART5_RX/I2S_LRCLK/LCD_SEG5/TOUCH_2	UP/DOWN
28	PA_10	I/O GPIO), input, high impedance MMC_C	MD/UART4_RTS/PWM0/I2S_DO/LCD_SEG6/TOUCH_3	UP/DOWN
29	VDD33	P chip	power supply, 3.3V		
30	PA_11	I/O GPIO), input, high impedance MMC_D	ATO/UART4_CTS/PWM1/I2S_DI/LCD_SEG7	UP/DOWN
31	PA_12	I/O GPIO), input, high impedance MMC_D	AT1/UART5_TX/PWM2/LCD_SEG8/TOUCH_14	UP/DOWN
32	PA_13	I/O GPIO), input, high impedance MMC_D	AT2/UART5_RX/PWM3/LCD_SEG9	UP/DOWN
				·	





33	PA_14	I/O GPIO, input, high impedance MMC_DAT3/UART5_CTS/PWM4/LCD_SEG10/TOUCH_15	UP/DOWN
34	PA_15	I/O GPIO, input, high impedance PSRAM_CK/UART5_RTS/PWM_BREAK/LCD_SEG11	UP/DOWN
35	PB_0	I/O GPID, input, high impedance PWM0/LSPI_MISO/UART3_TX/PSRAM_CK/LCD_SEG12/Touch_4	UP/DOWN
36	PB_1	I/O GPIO, input, high impedance PWM /LSPI_CK/UART3_RX/PSRAM_CS/LCD_SEG13/Touch_5	UP/DOWN
37	PB_2	I/O GPIO, input, high impedance PWM2/LSPI_CK/UART2_TX/PSRAM_D0/LCD_SEG14/Touch_6	UP/DOWN
38	PB_3	I/O GPIO, input, high impedance PWM\$/LSPI_MISO/UART2_RX/PSRAM_D1/LCD_SEG15/Touch_7	UP/DOWN
39	PB_27	I/O GPIO, input, high impedance PSRAM_CS/UART0_TX/LCD_COM3	UP/DOWN
40	PB_4	I/O GPIO, input, high impedance LSPI_CS/UART2_RTS/UART4_TX/PSRAM_D2/LCD_SEG16/Touch_8	UP/DOWN
41	PB_5	I/O GPIO, input, high impedance LSPI_MOSI/UART2_CTS/UART4_RX/PSARM_D3/LCD_SEG17/Touch_ 9	UP/DOWN
42	VDD33	P chip power supply, 3.3V	
43	CAP	I External capacitor, 1µF	
44	PB_6	I/O GPID, input, high impedance UART1_TX/MMC_CLK/HSPI_CK/SDIO_CK/LCD_SEG18/Touch_10	UP/DOWN
45	PB_7	I/O GPID, input, high impedance UART1_RX/MMC_CMD/HSPI_INT/SDIO_CMD/LCD_SEG19/Touch_11	UP/DOWN
46	PB_8	I/O GPIO, input, high impedance I2S_BCK/MMC_D0/PWM_BREAK/SDIO_D0/LCD_SEG20/Touch_12	UP/DOWN
47	PB_9	I/O GPID, input, high impedance I2S_LRCK/MMC_D1/HSPI_CS/SDIO_D1/LCD_SEG21/Teuch_13	UP/DOWN
48	PB_12	I/O GPIO, input, high impedance HSPI_CK/PWM0/UART5_CTS/I2S_BCLK/LCD_SEG24	UP/DOWN
49	PB_13	I/O GPIO, input, high impedance HSPI_INT/PWM1/UART5_RTS/I2S_LRCLK/LCD_SEG25	UP/DOWN
50	PB_14	I/O GPIO, input, high impedance HSPI_CS/PWM2/LSPI_CS/I2S_DO/LCD_SEG26	UP/DOWN
51	PB_15	I/O GPID, input, high impedance HSPI_DI/PWM3/LSPI_CK/I2S_DI/LCD_SEG27	UP/DOWN
52	PB_10	I/O GPID, input, high impedance I2S_DI/MMC_D2/HSPI_DI/SDIO_D2/LCD_SEG22	UP/DOWN
53	VDD33	P chip power supply, 3.3V	
54	PB_11	I/O GPIO, input, high impedance I2S_DO/MMC_D3/HSPI_DO/SDIO_D3/LCD_SEG23	UP/DOWN
55	PB_16	I/O GPID, input, high impedance HSPI_DO/PWM4/LSPI_MISO/UART1_RX/LCD_SEG28	UP/DOWN
56	PB_17	I/O GPIO, input, high impedance UART5_RX/PWM_BREAK/LSPI_MOSI/I2S_MCLK/LCD_SEG29	UP/DOWN

Notes: 1. I = Input, O = Output, P = Power



6 Electrical Characteristics


6.1 Limit parameters


Table 7-1 Limit parameters

parameter	name	minimum	Typical value	maximum value	unit
Supply voltage	VDD	3.0	3.3	3.6	V
Input logic level low	WILL	-0.3		0.8	V
Input logic level high	VIH	2.0		VDD+0.3	V
Input pin capacitance	Cpad			2	pF
output logic level low	VOL			0.4	V
output logic level high	VOH	2.4	11/2		٧
Output maximum drive capability	IMAX	3		24	mA
Storage temperature range	TSTR	-40ÿ		+125ÿ	ÿ
range of working temperature	TOPR	-40ÿ		+ 85ÿ	ÿ



7 Package Information






SIDE VIEW

Figure 8-1 W806 Package Parameters

Table 8-1 W806 Package Parameters





С	0.18	0.20	0.25		
D	5.90	6.00	6.10		
D2	4.60	4.70	4.80		
And	0.35BSC				
Born	4.55BSC				
Nd	4.55BSC				
AMD	5.90	6.00	6.10		
E2	4.60	4.70	4.70		
L	0.35	0.40	0.45		
h	0.30	0.35	0.40		
L/F carrier size	193x193				