

ASSAF AFRIAT

Digital Design & Verification Engineer

LinkedIn | GitHub | 050-7682344 | afriat.dev@gmail.com

PROFESSIONAL SUMMARY

Digital Design and Verification Engineer with hands-on experience in RTL design, UVM verification, and FPGA implementation. Recently completed Google's Chip Design & Verification program with expertise in SystemVerilog, UVM methodology, and clock domain crossing. Background in control systems engineering brings strong debugging skills, systematic problem-solving, and experience delivering complex projects on schedule.

TECHNICAL SKILLS

HDL & Verification	SystemVerilog, Verilog, UVM, SVA, Constrained Random Verification, Functional Coverage, RAL
Design Expertise	RTL Design, FSM, Clock Domain Crossing, Async FIFOs, Pipelining, UART Protocol, DMA
Tools	QuestaSim, Xilinx Vivado, Cadence Virtuoso, Python, Git
Programming	Python, C, Assembly

EDUCATION & TRAINING

Chip Design & Verification Certificate <i>Google & Reichman Tech School</i> Intensive program covering RTL design, UVM verification, and FPGA implementation.	2026
B.Sc. Electrical and Computer Engineering <i>Ben-Gurion University of the Negev</i> Specialization: Telecommunication and VLSI	2016 - 2021

CAPSTONE PROJECTS

UART Image Processing SoC - RTL Design Multi-clock domain UART system for real-time 256x256 image transfer between PC and FPGA. <ul style="list-style-type: none">Architected full UART stack (PHY, MAC, Classifier) at 5.5 Mbaud with 32x oversampling on 176 MHz clockImplemented CDC between 176/100 MHz domains using 2-FF/3-FF synchronizers and async FIFOsDesigned burst DMA engine for streaming RGB images to triple-channel SRAM at full wire speedAchieved pixel-perfect image round-trip with zero data loss on Xilinx FPGA SystemVerilog, Xilinx Vivado, SRAM, CDC, Python	2026
CPM IP Verification Environment - UVM Complete UVM verification for configurable packet modifier IP with 4 transformation modes. <ul style="list-style-type: none">Developed self-checking scoreboard with reference model achieving 100% match rateImplemented RAL with adapter, predictor, and automated reset sequence verificationCreated SVA assertions for protocol compliance; identified 3 critical RTL bugsAchieved 100% functional coverage using covergroups with mode × opcode cross SystemVerilog, UVM, QuestaSim, SVA, RAL, Python	2026

EMPLOYMENT EXPERIENCE

Control Engineer / Project Manager <i>Contel</i>	2022 - Present
--	----------------

- Led system design and project delivery for industrial automation solutions
- Developed PLC applications using OOP principles, state machines, and modular code structures
- Drove process improvements, optimizing workflows and reducing costs

Military: Engineer Corps, IDF (2009-2012)

Languages: Hebrew (Native), English (Native Level)