

# CSE331 Computer Organizations

## Project 2 - MIPS Assembler

**Due date: November 13, Sunday 23:55**

In this project, you are going to implement an assembler for MIPS. You are given an assembler (1) written in C++. However, this assembler has missing instructions specified below. Your goal is to implement them in addition to several pseudo-instructions.

**Missing instructions:** add, addi, lbu, lhu, ll, slt, slti, sb, sc, sh, sub

**Pseudo-instructions:** li, move, blt, ble

### Rules:

- Your program has to take **"input.asm"** and produce **"output.mcode"** which contains binary machine code(s) regarding to each instruction. It already does that but make sure it does after your implementation as well. Otherwise, you cannot get more than 50.
- Most of the work is in **"assembleLine(...)"** function. There are missing unimplemented if clauses. Implementing them should be enough.
- If your program does not compile, you get 0.
- You must change the name of main.cpp to **surname.name1.name2.name3...nameN.studentID.cpp** otherwise you get 0.
- Honor code:** It is not a group project. Any cheating means at least -100 for both sides. Do not share your codes and design to any one in any circumstances. Be honest and uncorrupt not to win but because it is right! If you are in trouble, appeal for help from teaching assistant.

MIPS Reference Data				Set Less Than Unsig. sltu			
CORE INSTRUCTION SET				Shift Left Logical sll			
NAME, MNEMONIC	FOR-MAT	OPERATION (in Verilog)	OPCODE / FUNCT (Hex)	Shift Right Logical srl			
Add	add	R R[rd] = R[rs] + R[rt]	(1) 0 / 20 <sub>hex</sub>	Store Byte sb			
Add Immediate	addi	I R[rt] = R[rs] + SignExtImm	(1,2) 8 <sub>hex</sub>	Store Conditional sc			
Add Imm. Unsigned	addiu	I R[rt] = R[rs] + SignExtImm	(2) 9 <sub>hex</sub>	Store Halfword sh			
Add Unsigned	addu	R R[rd] = R[rs] + R[rt]	0 / 21 <sub>hex</sub>	Store Word sw			
And	and	R R[rd] = R[rs] & R[rt]	0 / 24 <sub>hex</sub>	Subtract sub			
And Immediate	andi	I R[rt] = R[rs] & ZeroExtImm	(3) c <sub>hex</sub>	Subtract Unsigned subu			
Branch On Equal	beq	I if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4) 4 <sub>hex</sub>	<div>(1) May cause overflow exception (2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1'b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b'0 } (5) JumpAddr = { PC+4[31:28], address, 2'b'0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&amp;set pair; R[rt] = 1 if pair atomic, 0 if not atomic</div>			
Branch On Not Equal	bne	I if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4) 5 <sub>hex</sub>				
Jump	j	J PC=JumpAddr	(5) 2 <sub>hex</sub>				
Jump And Link	jal	J R[31]=PC+8; PC=JumpAddr	(5) 3 <sub>hex</sub>				
Jump Register	jr	R PC=R[rs]	0 / 08 <sub>hex</sub>				
Load Byte Unsigned	lbu	I R[rt]={24'b'0,M[R[rs]+SignExtImm](7:0)}	(2) 24 <sub>hex</sub>				
Load Halfword Unsigned	lhu	I R[rt]={16'b'0,M[R[rs]+SignExtImm](15:0)}	(2) 25 <sub>hex</sub>				
Load Linked	ll	I R[rt] = M[R[rs]+SignExtImm]	(2,7) 30 <sub>hex</sub>	<b>BASIC INSTRUCTION FORMATS</b>			
Load Upper Imm.	lui	I R[rt] = {imm, 16'b'0}	f <sub>hex</sub>				
Load Word	lw	I R[rt] = M[R[rs]+SignExtImm]	(2) 23 <sub>hex</sub>	<b>PSEUDOINSTRUCTION SET</b>			
Nor	nor	R R[rd] = ~(R[rs]   R[rt])	0 / 27 <sub>hex</sub>				
Or	or	R R[rd] = R[rs]   R[rt]	0 / 25 <sub>hex</sub>	NAME Branch Less Than blt Branch Greater Than bgt Branch Less Than or Equal ble Branch Greater Than or Equal bge Load Immediate li Move move			
Or Immediate	ori	I R[rt] = R[rs]   ZeroExtImm	(3) d <sub>hex</sub>				
Set Less Than	slt	R R[rd] = (R[rs] < R[rt]) ? 1 : 0	0 / 2a <sub>hex</sub>	MNEMONIC OPERATION if(R[rs]<R[rt]) PC = Label if(R[rs]>R[rt]) PC = Label if(R[rs]<=R[rt]) PC = Label if(R[rs]>=R[rt]) PC = Label R[rd] = immediate R[rd] = R[rs]			
Set Less Than Imm.	slti	I R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2) a <sub>hex</sub>				
Set Less Than Imm. Unsigned	sltiu	I R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6) b <sub>hex</sub>				

1) <https://github.com/mightydeveloper/MIPS-Assembler>  
(Buradaki kodu kullanmayınız. Zipteki kodu kullanınız.)