Descrizione e sintesi di u dispari crescenti sostenen	do un handshake /dav	che genera numeri ,rfd con un modulo
	Consumatore	

## **Descrizione**

```
module Produttore(dav_,rfd, numero, clock,reset_);
            clock, reset ;
 input
 input
             rfd;
          dav_;
 output
 output [7:0] numero;
             DAV ;
                      assign dav =DAV ;
 reg [7:0]
             NUMERO; assign numero=NUMERO;
 reg [1:0]
             STAR;
                      parameter S0=0, S1=1, S2=2, S3=3;
 always @(reset ==0) begin DAV <=1; NUMERO<=1; STAR<=S0; end
 always @(posedge clock) if (reset ==1) #3
   casex(STAR)
   S0: begin DAV <=0; STAR<=(rfd==1)?S0:S1; end
    S1: begin DAV <=1; STAR<=(rfd==0)?S1:S2; end
    S2: begin NUMERO<=NUMERO+2; STAR<=(NUMERO==255)?S3:S0; end
   S3: begin STAR<=S3; end
   endcase
endmodule
```

## Sintesi: Primo Passo

```
module Produttore(dav ,rfd, numero, clock,reset );
 input
             clock, reset ;
 input
             rfd;
 output
             dav ;
 output [7:0] numero;
             DAV ;
                      assign dav =DAV ;
             NUMERO; assign numero=NUMERO;
 req [7:0]
 reg [1:0]
             STAR; parameter S0=0, S1=1, S2=2, S3=3;
 //reg DAV
 always @(reset ==0) begin DAV <=1; end
 always @(posedge clock) if (reset ==1) #3
  casex (STAR)
   S0:
        begin DAV <=0; end
          begin DAV <=1; end
   S2,S3: begin DAV <=DAV; end
  endcase
 //reg NUMERO
 always @(reset ==0) begin NUMERO<=1; end
 always @(posedge clock) if (reset ==1) #3
   casex(STAR)
    S0, S1, S3: begin NUMERO <= NUMERO; end
             begin NUMERO<=NUMERO+2; end
   S2:
   endcase
 //reg STAR
 always @(reset ==0) begin STAR<=S0; end
 always @(posedge clock) if (reset ==1) #3
   casex(STAR)
    S0: begin STAR<=(rfd==1)?S0:S1; end
    S1: begin STAR<=(rfd==0)?S1:S2; end
    S2: begin STAR<=(NUMERO==255)?S3:S0; end
    S3: begin STAR<=S3; end
   endcase
endmodule
```

## Sintesi: Secondo Passo

```
module Produttore(dav ,rfd, numero, clock,reset );
 input
              clock, reset ;
              rfd;
 input
 output
              dav ;
 output [7:0] numero;
              DAV ;
                       assign dav =DAV ;
 req [7:0]
            NUMERO; assign numero=NUMERO;
 reg [1:0]
              STAR;
                       parameter S0=0, S1=1, S2=2, S3=3;
 //reg DAV
 wire b1,b0; assign \{b1,b0\} = (STAR = S0)?'B00: (STAR = S1)?'B01:'B1X;
 always @(reset ==0) begin DAV <=1; end
 always @(posedge clock) if (reset_==1) #3
   casex({b1,b0})
    'B00: begin DAV <=0; end
    'B01: begin DAV <=1; end
    'B1?: begin DAV <=DAV; end
   endcase
 //reg NUMERO
 wire b2; assign b2=(STAR==S2)?1:0;
 always @(reset ==0) begin NUMERO<=1; end</pre>
 always @(posedge clock) if (reset ==1) #3
    casex(b2)
     0: begin NUMERO <= NUMERO; end
     1: begin NUMERO<=NUMERO+2; end
    endcase
 //reg STAR
 wire c0;
           assign c0=(rfd==1)?1:0;
 wire c1;
            assign c1=(NUMERO==255)?1:0;
 always @(reset ==0) begin STAR<=S0; end
 always @(posedge clock) if (reset ==1) #3
    casex (STAR)
     S0: begin STAR<=(c0==1)?S0:S1; end
     S1: begin STAR<=(c0==1)?S2:S1; end
     S2: begin STAR<=(c1==1)?S3:S0; end
     S3: begin STAR<=S3; end
    endcase
endmodule
// Riassunto delle variabili di comando
\{b2, b1, b0\} = (STAR = S0)?'B000:
           (STAR==S1)?'B001:
           (STAR==S2)?'B11X:
                      'B01X;
//Riassunto e espressioni algebriche per le variabili di condizionamento:
  c0=(rfd==1)?1:0 cioè
  c0=rfd;
  c1=(NUMERO==255)?1:0 cioè
  c1= NUMERO[7] & NUMERO[6] & ... NUMERO[2] & NUMERO[1] & NUMERO[0]
```

## Sintesi: Ultimo Passo

```
module Produttore(dav ,rfd,numero, clock,reset );
 input
              clock, reset ;
 input
              rfd;
              dav ;
 output
 output [7:0] numero;
 wire b2,b1,b0,c1,c0;
 Parte Operativa PO(dav ,rfd,numero,b2,b1,b0,c1,c0, clock,reset );
 Parte Controllo PC(b2,b1,b0,c1,c0, clock,reset );
endmodule
module Parte_Operativa(dav_,rfd,numero,b2,b1,b0,c1,c0, clock,reset_);
 input
             clock, reset ;
 input
             rfd;
             dav ;
 output
 output [7:0] numero;
            b2,b1,b0;
 input
             c1,c0;
 output
             DAV ;
                       assign dav =DAV ;
 reg
 reg [7:0] NUMERO; assign numero=NUMERO;
 assign c1 = NUMERO[7] & NUMERO[6] & NUMERO[5] & NUMERO[4] &
            NUMERO[3] & NUMERO[2] & NUMERO[1]&NUMERO[0];
 assign c0 = rfd;
 //reg DAV
 always @(reset ==0) begin DAV <=1; end
 always @(posedge clock) if (reset ==1) #3
   casex({b1,b0})
    'B00: begin DAV <=0; end
    'B01: begin DAV <=1; end
    'B1?: begin DAV <=DAV; end
   endcase
 //reg NUMERO
 always @(reset ==0) begin NUMERO<=1; end</pre>
 always @(posedge clock) if (reset ==1) #3
   casex(b2)
    0: begin NUMERO <= NUMERO; end
    1: begin NUMERO<=NUMERO+2; end
   endcase
endmodule
module Parte Controllo(b2,b1,b0,c1,c0, clock,reset );
          clock, reset ;
 input
 input
           c1,c0;
 output
          b2,b1,b0;
 reg [1:0] STAR;
                    parameter S0=0, S1=1, S2=2, S3=3;
assign {b2,b1,b0}=(STAR==S0)?'B000:(STAR==S1)?'B001:(STAR==S2)?'B11X:'B01X;
 //reg STAR
 always @(reset ==0) begin STAR<=S0; end
 always @(posedge clock) if (reset ==1) #3
   casex(STAR)
     S0: begin STAR<=(c0==1)?S0:S1; end
     S1: begin STAR<=(c0==1)?S2:S1; end
     S2: begin STAR<=(c1==1)?S3:S0; end
     S3: begin STAR<=S3; end
   endcase
endmodule
```