AMD

AMD ROCm™ v5.0 Release Notes

Revision 0209

Issue Date: February 2022

Table of Contents

Table of Contents	. 2
ROCm Installation Updates	. 4
Notice for Open-source and Closed-source ROCm Repositories in Future Releases	. 4
List of Supported Operating Systems	. 4
Support for RHEL v8.5	. 4
Supported GPUs	. 5
ROCm Installation Updates for ROCm v5.0	6
Support for Kernel Mode Driver	6
Support for Multi-version ROCm Installation and Uninstallation	6
Support for Updating Information on Local Repositories	6
Support for Release Upgrades	6
AMD ROCm V5.0 Documentation Updates	. 7
New AMD ROCm Documentation Portal – ROCm v4.5 and Above	. 7
Documentation Updates for ROCm 5.0	. 7
Deployment Tools	. 7
Machine Learning/AI Documentation Updates	. 7
ROCm Libraries Documentation Updates	. 8
Compilers and Tools	. 8
Programming Models Documentation	9
ROCm Glossary	. 9
AMD ROCm Legacy Documentation Links – ROCm v4.3 and Prior	. 9
What's New in This Release	10
HIP Enhancements	10
HIP Installation Guide Updates	10
Managed Memory Allocation	10

	0209	Rev.	February	2022
--	------	------	----------	------

New Environment Variable	11
ROCm Math and Communication Libraries	12
System Management Interface	18
Clock Throttling for GPU Events	18
Display XGMI Bandwidth Between Nodes	19
P2P Connection Status	20
Breaking Changes	21
Runtime Breaking Change	21
Known Issues in This Release	31
Incorrect dGPU Behavior When Using AMDVBFlash Tool	31
Issue with START Timestamp in ROCProfiler	31
Radeon Pro V620 and W6800 Workstation GPUs	32
No Support for SMI and ROCDebugger on SRIOV	32
Deprecations and Warnings in This Release	33
ROCm Libraries Changes – Deprecations and Deprecation Removal	33
rocsparse_spmm in 5.0	33
rocSPARSE_spmm in 4.0	33
HIP API Deprecations and Warnings	34
Warning - Arithmetic Operators of HIP Complex and Vector Types	34
Refactor of HIPCC/HIPCONFIG	35
Warning - Compiler-Generated Code Object Version 4 Deprecation	35
Warning - MIOnenTensile Denrecation	35

ROCm Installation Updates

This document describes the features, fixed issues, and information about downloading and installing the AMD ROCmTM software.

It also covers known issues and deprecations in this release.

NOTICE FOR OPEN-SOURCE AND CLOSED-SOURCE ROCM REPOSITORIES IN FUTURE RELEASES

To make a distinction between open-source and closed-source components, all ROCm repositories will consist of sub-folders in future releases.

- All open-source components will be placed in the base-url/<room-ver>/main sub-folder
- All closed-source components will reside in the *base-url/<rocm-ver>/ proprietary* subfolder

LIST OF SUPPORTED OPERATING SYSTEMS

The AMD ROCm platform supports the following operating systems:

OS-Version (64-bit)	Kernel Versions	
CentOS 8.3	4.18.0-193.el8	
CentOS 7.9	3.10.0-1127	
RHEL 8.5	4.18.0-348.7.1.el8_5.x86_64	
RHEL 8.4	4.18.0-305.el8.x86_64	
RHEL 7.9	3.10.0-1160.6.1.el7	
SLES 15 SP3	5.3.18-59.16-default	
Ubuntu 20.04.3	5.8.0 LTS / 5.11 HWE	
Ubuntu 18.04.5 [5.4 HWE kernel]	5.4.0-71-generic	

Support for RHEL v8.5

This release extends support for RHEL v8.5.

Supported GPUs

RADEON PRO V620 AND W6800 WORKSTATION GPUS

This release extends ROCm support for Radeon Pro V620 and W6800 Workstation GPUs.

- SRIOV virtualization support for Radeon Pro V620
- KVM Hypervisor (1VF support only) on Ubuntu Host OS with Ubuntu, CentOs, and RHEL Guest
- Support for ROCm-SMI in an SRIOV environment. For more details, refer to the ROCm SMI API documentation.

NOTE: Radeon Pro v620 is not supported on SLES.

ROCM INSTALLATION UPDATES FOR ROCM V5.0

This release has the following ROCm installation enhancements.

Support for Kernel Mode Driver

In this release, users can install the kernel-mode driver using the Installer method. Some of the ROCm-specific use cases that the installer currently supports are:

- OpenCL (ROCr/KFD based) runtime
- HIP runtimes
- ROCm libraries and applications
- ROCm Compiler and device libraries
- ROCr runtime and thunk
- Kernel-mode driver

Support for Multi-version ROCm Installation and Uninstallation

Users now can install multiple ROCm releases simultaneously on a system using the newly introduced installer script and package manager install mechanism.

Users can also uninstall multi-version ROCm releases using the *amdgpu-uninstall* script and package manager.

Support for Updating Information on Local Repositories

In this release, the *amdgpu-install* script automates the process of updating local repository information before proceeding to ROCm installation.

Support for Release Upgrades

Users can now upgrade the existing ROCm installation to specific or latest ROCm releases.

For more details, refer to the AMD ROCm Installation Guide v5.0.

AMD ROCm V5.0 Documentation Updates

NEW AMD ROCM DOCUMENTATION PORTAL – ROCM V4.5 AND ABOVE

Beginning ROCm release v5.0, AMD ROCm documentation has a new portal at https://docs.amd.com. This portal consists of ROCm documentation v4.5 and above.

For documentation prior to ROCm v4.5, you may continue to access http://rocmdocs.amd.com.

DOCUMENTATION UPDATES FOR ROCM 5.0

Deployment Tools

ROCM DATA CENTER TOOL DOCUMENTATION UPDATES

- ROCm Data Center Tool User Guide
- ROCm Data Center Tool API Guide

ROCM SYSTEM MANAGEMENT INTERFACE UPDATES

- System Management Interface Guide
- System Management Interface API Guide

ROCM COMMAND LINE INTERFACE UPDATES

• Command Line Interface Guide

Machine Learning/AI Documentation Updates

- Deep Learning Guide
- MIGraphX API Guide
- MIOpen API Guide
- MIVisionX API Guide

ROCm Libraries Documentation Updates

- hipSOLVER User Guide
- RCCL User Guide
- rocALUTION User Guide
- rocBLAS User Guide
- rocFFT User Guide
- rocRAND User Guide
- rocSOLVER User Guide
- rocSPARSE User Guide
- rocThrust User Guide

Compilers and Tools

ROCDEBUGGER DOCUMENTATION UPDATES

- ROCDebugger User Guide
- ROCDebugger API Guide

ROCTRACER

- ROCTracer User Guide
- ROCTracer API Guide

COMPILERS

- AMD Instinct High Performance Computing and Tuning Guide
- AMD Compiler Reference Guide

HIPIFY DOCUMENTATION

- HIPify User Guide
- HIP Supported CUDA API Reference Guide

ROCM DEBUG AGENT

- ROCm Debug Agent Guide
- System Level Debug Guide
- ROCm Validation Suite

Programming Models Documentation

HIP DOCUMENTATION

- HIP Programming Guide
- HIP API Guide
- HIP FAQ Guide

OPENMP DOCUMENTATION

• OpenMP Support Guide

ROCm Glossary

• ROCm Glossary – Terms and Definitions

AMD ROCM LEGACY DOCUMENTATION LINKS - ROCM V4.3 AND PRIOR

- For AMD ROCm documentation, see https://rocmdocs.amd.com/en/latest/
- For installation instructions on supported platforms, see https://rocmdocs.amd.com/en/latest/Installation Guide/Installation-Guide.html
- For AMD ROCm binary structure, see
 https://rocmdocs.amd.com/en/latest/Installation_Guide/Software-Stack-for-AMD-GPU.html
- For AMD ROCm release history, see
 https://rocmdocs.amd.com/en/latest/Current Release Notes/ROCm-Version-History.html

What's New in This Release

HIP ENHANCEMENTS

The ROCm v5.0 release consists of the following HIP enhancements.

HIP Installation Guide Updates

The HIP Installation Guide is updated to include building HIP from source on the NVIDIA platform.

Refer to the HIP Installation Guide v5.0 for more details.

Managed Memory Allocation

Managed memory, including the `__managed__` keyword, is now supported in the HIP combined host/device compilation. Through unified memory allocation, managed memory allows data to be shared and accessible to both the CPU and GPU using a single pointer. The allocation is managed by the AMD GPU driver using the Linux Heterogeneous Memory Management (HMM) mechanism. The user can call managed memory API hipMallocManaged to allocate a large chunk of HMM memory, execute kernels on a device, and fetch data between the host and device as needed.

Note: In a HIP application, it is recommended to do a capability check before calling the managed memory APIs. For example,

```
int managed_memory = 0;
HIPCHECK(hipDeviceGetAttribute(&managed_memory,
    hipDeviceAttributeManagedMemory,p_gpuDevice));
if (!managed_memory ) {
    printf ("info: managed memory access not supported on the device %d\n
    Skipped\n", p_gpuDevice);
}
else {
    HIPCHECK(hipSetDevice(p_gpuDevice));
    HIPCHECK(hipMallocManaged(&Hmm, N * sizeof(T)));
    . . .
}
```

Note: The managed memory capability check may not be necessary; however, if HMM is not supported, managed malloc will fall back to using system memory. Other managed memory API calls will, then, have

Refer to the HIP API documentation for more details on managed memory APIs.

For the application, see

https://github.com/ROCm-Developer-Tools/HIP/blob/rocm-4.5.x/tests/src/runtimeApi/memory/hipMallocManaged.cpp

NEW ENVIRONMENT VARIABLE

The following new environment variable is added in this release:

Environment Variable	Value	Description
HSA_COOP_CU_COU NT	0 or 1 (default is 0)	Some processors support more CUs than can reliably be used in a cooperative dispatch. Setting the environment variable HSA_COOP_CU_COUNT to 1 will cause ROCr to return the correct CU count for cooperative groups through the HSA_AMD_AGENT_INFO_COOPERATIVE_COMPUTE_UNIT_COUNT attribute of hsa_agent_get_info(). Setting HSA_COOP_CU_COUNT to other values, or leaving it unset, will cause ROCr to return the same CU count for the attributes HSA_AMD_AGENT_INFO_COOPERATIVE_COMPUTE_UNIT_COUNT and HSA_AMD_AGENT_INFO_COMPUTE_UNIT_COUNT. Future ROCm releases will make HSA_COOP_CU_COUNT=1 the default.

ROCM MATH AND COMMUNICATION LIBRARIES

In this release, ROCm Math and Communication Libraries consists of the following enhancements and fixes:

Library	Changes		
rocBLAS	Added		
	Added rocblas_get_version_string_size convenience function		
	Added rocblas_xtrmm_outofplace, an out-of-place version of rocblas_xtrmm		
	Added hpl and trig initialization for gemm_ex to rocblas-bench		
	Added source code gemm. It can be used as an alternative to Tensile for debugging and development		
	Added option ROCM_MATHLIBS_API_USE_HIP_COMPLEX to opt-in to use hipFloatComplex and hipDoubleComplex		
	Optimizations		
	Improved performance of non-batched and batched single-precision GER for size m > 1024. Performance enhanced by 5-10% measured on a MI100 (gfx908) GPU.		
	Improved performance of non-batched and batched HER for all sizes and data types. Performance enhanced by 2-17% measured on a MI100 (gfx908) GPU.		
	d		
	Instantiate templated rocBLAS functions to reduce size of librocblas.so		
	Removed static library dependency on msgpack		
	Removed boost dependencies for clients		
	Fixed		
	Option to install script to build only rocBLAS clients with a pre-built rocBLAS library		
	Correctly set output of nrm2_batched_ex and nrm2_strided_batched_ex when given bad input		
	Fix for dgmm with side == rocblas_side_left and a negative incx		
	Fixed out-of-bounds read for small trsm		
	Fixed numerical checking for tbmv_strided_batched		

Library	Changes		
hipBLAS	Added		
	Added rocSOLVER functions to hipblas-bench		
	Added option ROCM_MATHLIBS_API_USE_HIP_COMPLEX to opt-in to use hipFloatComplex and hipDoubleComplex		
	Added compilation warning for future trmm changes		
	Added documentation to hipblas.h		
	Added option to forgo pivoting for getrf and getri when ipiv is nullptr		
	Added code coverage option		
	Fixed		
	Fixed use of incorrect 'HIP_PATH' when building from source.		
	Fixed windows packaging		
	Allowing negative increments in hipblas-bench		
	Removed boost dependency		
rocFFT	Changed		
	Enabled runtime compilation of single FFT kernels > length 1024.		
	Re-aligned split device library into 4 roughly equal libraries.		
	Implemented the FuseShim framework to replace the original OptimizePlan		
	Implemented the generic buffer-assignment framework. The buffer assignment is no longer performed by each node. A generic algorithm is designed to test and pick the best assignment path. With the help of FuseShim, more kernel-fusions are achieved.		
	Do not read the imaginary part of the DC and Nyquist modes for even- length complex-to-real transforms.		
	Optimizations		
	Optimized twiddle-conjugation; complex-to-complex inverse transforms have similar performance to foward transforms now.		
	Improved performance of single-kernel small 2D transforms.		
hipFFT	Fixed		
	Fixed incorrect reporting of rocFFT version.		
	Changed		
	Unconditionally enabled callback functionality. On the CUDA backend,		

Library	Changes	
	callbacks only run correctly when hipFFT is built as a static library, and is linked against the static cuFFT library.	
rocSPARSE	Added	
		csrmv, coomv, ellmv, hybmv for (conjugate) transposed matrices
		csrmv for symmetric matrices
	Changed	
		spmm_ex is now deprecated and will be removed in the next major release
	Improved	
L' CDADCE	A 33.3	Optimization for gtsv
hipSPARSE	Added	Added (conjugate) transpose support for earny, hybrid and anny routines
rocALUTION	Changed	Added (conjugate) transpose support for csrmv, hybmv and spmv routines
TOCALOTION	Changeu	Removed deprecated GlobalPairwiseAMG class, please use
		PairwiseAMG instead.
	Improved	
		Improved documentation
rocTHRUST	Updates	
		Updated to match upstream Thrust 1.13.0
		Updated to match upstream Thrust 1.14.0
		Added async scan
	Changed	
		Scan algorithms: inclusive_scan now uses the input-type as accumulator-type, exclusive scan uses initial-value-type. This particularly changes
		behaviour of small-size input types with large-size output types (e.g. short
		input, int output). And low-res input with high-res output (e.g. float input, double output)
rocSOLVER	Added	
		Symmetric matrix factorizations:
		LASYF
	SYTF2, SYTRF (with batched and strided batched versions)	
		Added rocsolver get version string size to help with version string

Library	Changes		
	queries		
	Added rocblas_layer_mode_ex and the ability to print kernel calls in the trace and profile logs		
	Expanded batched and strided_batched sample programs.		
	Optimizations		
	Improved general performance of LU factorization		
	Increased parallelism of specialized kernels when compiling from source, reducing build times on multi-core systems.		
	Changed		
	The rocsolver-test client now prints the rocSOLVER version used to run the tests, rather than the version used to build them		
	The rocsolver-bench client now prints the rocSOLVER version used in the benchmark		
	Fixed		
	Added missing stdint.h include to rocsolver.h		
hipSOLVER	Added		
	Added functions		
	• sytrf		
	 hipsolverSsytrf_bufferSize, hipsolverDsytrf_bufferSize, hipsolverCsytrf_bufferSize, hipsolverZsytrf_bufferSize 		
	- hipsolverSsytrf, hipsolverDsytrf, hipsolverZsytrf		
	Fixed		
	Fixed use of incorrect HIP_PATH when building from source (#40).		
RCCL	Added		
	Compatibility with NCCL 2.10.3		
	Known issues		
	Managed memory is not currently supported for clique-based kernels		

Library	Changes			
hipCUB	Fixed			
	Added missing includes to hipcub.hpp			
	Added			
	Bfloat16 support to test cases (device_reduce & device_radix_sort)			
	Device merge sort			
	Block merge sort			
	API update to CUB 1.14.0			
	Changed			
	The SetupNVCC.cmake automatic target selector select all of the capabalities of all available card for NVIDIA backend.			
rocPRIM	Fixed			
	Enable bfloat16 tests and reduce threshold for bfloat16			
	Fix device scan limit_size feature			
	Non-optimized builds no longer trigger local memory limit errors			
	Added			
	Scan size limit feature			
	Reduce size limit feature			
	Transform size limit feature			
	Add block_load_striped and block_store_striped			
	Add gather_to_blocked to gather values from other threads into a blocked arrangement			
	The block sizes for device merge sorts initial block sort and its merge steps are now separate in its kernel config			
	Block sort step supports multiple items per thread			
	Changed			
	size_limit for scan, reduce and transform can now be set in the config struct instead of a parameter			
	Device_scan and device_segmented_scan: inclusive_scan now uses the input-type as accumulator-type, exclusive_scan uses initial-value-type. This particularly changes behaviour of small-size input types with large-size output types (e.g. short input, int output).			

Library	Changes		
	low-res input with high-res output (e.g. float input, double output)		
	Revert old Fiji workaround, because they solved the issue at compiler side Update README cmake minimum version number		
	Block sort support multiple items per thread		
	Currently only powers of two block sizes, and items per threads are supported and only for full blocks		
	Bumped the minimum required version of CMake to 3.16		
	Known issues		
	Unit tests may soft hang on MI200 when running in hipMallocManaged mode.		
	device_segmented_radix_sort, device_scan unit tests failing for HIP on Windows		
	ReduceEmptyInput cause random faulire with bfloat16		

SYSTEM MANAGEMENT INTERFACE

Clock Throttling for GPU Events

This feature lists GPU events as they occur in real-time and can be used with *kfdtest* to produce *vm fault* events for testing.

The command can be called with either "-e" or "--showevents" like this:

```
-e [EVENT [EVENT ...]], --showevents [EVENT [EVENT ...]] Show event list
```

Where "EVENT" is any list combination of 'VM_FAULT', 'THERMAL_THROTTLE', or 'GPU_RESET' and is NOT case sensitive.

Note: If no event arguments are passed, all events will be watched by default.

CLI COMMANDS

Note: Unlike other rocm-smi CLI commands, this command does not quit unless specified by the user. Users may press either 'q' or 'ctrl + c' to quit.

Display XGMI Bandwidth Between Nodes

The *rsmi_minmax_bandwidth_get* API reads the HW Topology file and displays bandwidth (min-max) between any two NUMA nodes in a matrix format.

The Command Line Interface (CLI) command can be called as follows:

./rocm-smi --shownodesbw

Note: "0-0" min-max bandwidth indicates devices are not connected directly.



P2P Connection Status

The *rsmi_is_p2p_accessible* API returns "True" if P2P can be implemented between two nodes, and returns "False" if P2P cannot be implemented between the two nodes.

The Command Line Interface command can be called as follows:

./rocm-smi -showtopoaccess

Breaking Changes

RUNTIME BREAKING CHANGE

Re-ordering of the enumerated type in hip_runtime_api.h to better match NV. See below for the difference in enumerated types.

ROCm software will be affected if any of the defined enums listed below are used in the code. Applications built with ROCm v5.0 enumerated types will work with a ROCm 4.5.2 driver. However, an undefined behavior error will occur with a ROCm v4.5.2 application that uses these enumerated types with a ROCm 5.0 runtime.

```
typedef enum hipDeviceAttribute t {
     hipDeviceAttributeMaxThreadsPerBlock,
                                                 ///< Maximum number of threads
per block.
    hipDeviceAttributeMaxBlockDimX,
                                                 ///< Maximum x-dimension of a
block.
     hipDeviceAttributeMaxBlockDimY,
                                                 ///< Maximum y-dimension of a
block.
    hipDeviceAttributeMaxBlockDimZ,
                                                 ///< Maximum z-dimension of a
block.
    hipDeviceAttributeMaxGridDimX,
                                                 ///< Maximum x-dimension of a
grid.
    hipDeviceAttributeMaxGridDimY,
                                                 ///< Maximum y-dimension of a
grid.
    hipDeviceAttributeMaxGridDimZ,
                                                 ///< Maximum z-dimension of a
grid.
     hipDeviceAttributeMaxSharedMemoryPerBlock, ///< Maximum shared memory
available per block in
                                                  ///< bytes.
     hipDeviceAttributeTotalConstantMemory,
                                                 ///< Constant memory size in
bytes.
     hipDeviceAttributeWarpSize,
                                                 ///< Warp size in threads.
     hipDeviceAttributeMaxRegistersPerBlock, ///< Maximum number of 32-bit
registers available to a
                                              ///< thread block. This number is
shared by all thread
                                              ///< blocks simultaneously
resident on a
                                              ///< multiprocessor.
```

```
hipDeviceAttributeClockRate,
                                             ///< Peak clock frequency in
kilohertz.
    hipDeviceAttributeMemoryClockRate,
                                             ///< Peak memory clock frequency
in kilohertz.
   hipDeviceAttributeMemoryBusWidth,
                                             ///< Global memory bus width in
bits.
    hipDeviceAttributeMultiprocessorCount,
                                             ///< Number of multiprocessors on
the device.
    hipDeviceAttributeComputeMode, ///< Compute mode that device is
currently in.
    hipDeviceAttributeL2CacheSize, ///< Size of L2 cache in bytes. 0 if the
device doesn't have L2
                                    ///< cache.
   hipDeviceAttributeMaxThreadsPerMultiProcessor, ///< Maximum resident
threads per
                                                    ///< multiprocessor.
    hipDeviceAttributeComputeCapabilityMajor,
                                                   ///< Major compute
capability version number.
    hipDeviceAttributeComputeCapabilityMinor, ///< Minor compute
capability version number.
    hipDeviceAttributeConcurrentKernels, ///< Device can possibly execute
multiple kernels
                                          ///< concurrently.
    hipDeviceAttributePciBusId,
                                          ///< PCI Bus ID.
                                          ///< PCI Device ID.
    hipDeviceAttributePciDeviceId,
    hipDeviceAttributeMaxSharedMemoryPerMultiprocessor, ///< Maximum Shared
Memory Per
                                                         ///< Multiprocessor.
    hipDeviceAttributeIsMultiGpuBoard,
                                                         ///< Multiple GPU
devices.
   hipDeviceAttributeIntegrated,
                                                         ///< iGPU
    hipDeviceAttributeCooperativeLaunch,
                                                         ///< Support
cooperative launch
    hipDeviceAttributeCooperativeMultiDeviceLaunch,
                                                         ///< Support
cooperative launch on multiple devices
    hipDeviceAttributeMaxTexture1DWidth, ///< Maximum number of elements in
1D images
```

```
///< Maximum dimension width of 2D
     hipDeviceAttributeMaxTexture2DWidth,
images in image elements
    hipDeviceAttributeMaxTexture2DHeight,
                                             ///< Maximum dimension height of
2D images in image elements
     hipDeviceAttributeMaxTexture3DWidth,
                                             ///< Maximum dimension width of 3D
images in image elements
     hipDeviceAttributeMaxTexture3DHeight,
                                             ///< Maximum dimensions height of
3D images in image elements
     hipDeviceAttributeMaxTexture3DDepth,
                                             ///< Maximum dimensions depth of
3D images in image elements
     hipDeviceAttributeCudaCompatibleBegin = 0,
    hipDeviceAttributeHdpMemFlushCntl,
                                             ///< Address of the
HDP MEM COHERENCY FLUSH CNTL register
    hipDeviceAttributeHdpRegFlushCntl,
                                             ///< Address of the
HDP REG COHERENCY FLUSH CNTL register
     hipDeviceAttributeEccEnabled = hipDeviceAttributeCudaCompatibleBegin, ///<
Whether ECC support is enabled.
     hipDeviceAttributeAccessPolicyMaxWindowSize,
                                                        ///< Cuda only. The
maximum size of the window policy in bytes.
    hipDeviceAttributeAsyncEngineCount,
                                                         ///< Cuda only.
Asynchronous engines number.
     hipDeviceAttributeCanMapHostMemory,
                                                         ///< Whether host
memory can be mapped into device address space
     hipDeviceAttributeCanUseHostPointerForRegisteredMem, /// Cuda only. Device
can access host registered memory
                                                         ///< at the same
virtual address as the CPU
    hipDeviceAttributeClockRate,
                                                         ///< Peak clock
frequency in kilohertz.
    hipDeviceAttributeComputeMode,
                                                         ///< Compute mode that
device is currently in.
     hipDeviceAttributeComputePreemptionSupported,
                                                         ///< Cuda only. Device
supports Compute Preemption.
     hipDeviceAttributeConcurrentKernels,
                                                         ///< Device can
possibly execute multiple kernels concurrently.
     hipDeviceAttributeConcurrentManagedAccess,
                                                         ///< Device can
coherently access managed memory concurrently with the CPU
```

MD

```
hipDeviceAttributeCooperativeLaunch,
                                                        ///< Support
cooperative launch
   hipDeviceAttributeCooperativeMultiDeviceLaunch,
                                                        ///< Support
cooperative launch on multiple devices
   hipDeviceAttributeDeviceOverlap,
                                                        ///< Cuda only. Device
can concurrently copy memory and execute a kernel.
                                                        ///< Deprecated. Use
instead asyncEngineCount.
    hipDeviceAttributeDirectManagedMemAccessFromHost,
                                                        ///< Host can directly
access managed memory on
                                                        ///< the device
without migration
   hipDeviceAttributeGlobalL1CacheSupported,
                                                        ///< Cuda only. Device
supports caching globals in L1
    hipDeviceAttributeHostNativeAtomicSupported,
                                                       ///< Cuda only. Link
between the device and the host supports native atomic operations
    hipDeviceAttributeIntegrated,
                                                        ///< Device is
integrated GPU
   hipDeviceAttributeIsMultiGpuBoard,
                                                        ///< Multiple GPU
devices.
+ hipDeviceAttributeKernelExecTimeout,
                                                        ///< Run time limit
for kernels executed on the device
   hipDeviceAttributeL2CacheSize,
                                                        ///< Size of L2 cache
in bytes. 0 if the device doesn't have L2 cache.
                                                        ///< caching locals in
   hipDeviceAttributeLocalL1CacheSupported,
L1 is supported
    hipDeviceAttributeLuid,
                                                        ///< Cuda only. 8-byte
locally unique identifier in 8 bytes. Undefined on TCC and non-Windows
platforms
   hipDeviceAttributeLuidDeviceNodeMask,
                                                        ///< Cuda only. Luid
device node mask. Undefined on TCC and non-Windows platforms
    hipDeviceAttributeComputeCapabilityMajor,
                                                        ///< Major compute
capability version number.
    hipDeviceAttributeManagedMemory,
                                                        ///< Device supports
allocating managed memory on this system
   hipDeviceAttributeMaxBlocksPerMultiProcessor,
                                                        ///< Cuda only. Max
block size per multiprocessor
   hipDeviceAttributeMaxBlockDimX,
                                                        ///< Max block size in
width.
```

```
hipDeviceAttributeMaxBlockDimY,
                                                          ///< Max block size in
height.
    hipDeviceAttributeMaxBlockDimZ,
                                                          ///< Max block size in
depth.
    hipDeviceAttributeMaxGridDimX,
                                                          ///< Max grid size in
width.
    hipDeviceAttributeMaxGridDimY,
                                                          ///< Max grid size
height.
    hipDeviceAttributeMaxGridDimZ,
                                                          ///< Max grid size in
depth.
    hipDeviceAttributeMaxSurface1D,
                                                          ///< Maximum size of
1D surface.
    hipDeviceAttributeMaxSurface1DLayered,
                                                          ///< Cuda only.
Maximum dimensions of 1D layered surface.
     hipDeviceAttributeMaxSurface2D,
                                                          ///< Maximum dimension
(width, height) of 2D surface.
     hipDeviceAttributeMaxSurface2DLayered,
                                                          ///< Cuda only.
Maximum dimensions of 2D layered surface.
     hipDeviceAttributeMaxSurface3D,
                                                          ///< Maximum dimension
(width, height, depth) of 3D surface.
     hipDeviceAttributeMaxSurfaceCubemap,
                                                          ///< Cuda only.
Maximum dimensions of Cubemap surface.
     hipDeviceAttributeMaxSurfaceCubemapLayered,
                                                          ///< Cuda only.
Maximum dimension of Cubemap layered surface.
     hipDeviceAttributeMaxTexture1DWidth,
                                                          ///< Maximum size of
1D texture.
     hipDeviceAttributeMaxTexture1DLayered,
                                                          ///< Cuda only.
Maximum dimensions of 1D layered texture.
     hipDeviceAttributeMaxTexture1DLinear,
                                                          ///< Maximum number of
elements allocatable in a 1D linear texture.
                                                          ///< Use
cudaDeviceGetTexture1DLinearMaxWidth() instead on Cuda.
     hipDeviceAttributeMaxTexture1DMipmap,
                                                          ///< Cuda only.
Maximum size of 1D mipmapped texture.
    hipDeviceAttributeMaxTexture2DWidth,
                                                          ///< Maximum dimension
width of 2D texture.
    hipDeviceAttributeMaxTexture2DHeight,
                                                          ///< Maximum dimension
hight of 2D texture.
     hipDeviceAttributeMaxTexture2DGather,
                                                          ///< Cuda only.
Maximum dimensions of 2D texture if gather operations performed.
```

+ hipDeviceAttributeMaxTexture2DLayered, Maximum dimensions of 2D layered texture.	///< Cuda only.
+ hipDeviceAttributeMaxTexture2DLinear, Maximum dimensions (width, height, pitch) of 2D textures memory.	///< Cuda only. bound to pitched
+ hipDeviceAttributeMaxTexture2DMipmap, Maximum dimensions of 2D mipmapped texture.	///< Cuda only.
+ hipDeviceAttributeMaxTexture3DWidth, width of 3D texture.	///< Maximum dimension
+ hipDeviceAttributeMaxTexture3DHeight, height of 3D texture.	///< Maximum dimension
+ hipDeviceAttributeMaxTexture3DDepth, depth of 3D texture.	///< Maximum dimension
+ hipDeviceAttributeMaxTexture3DAlt, Maximum dimensions of alternate 3D texture.	///< Cuda only.
+ hipDeviceAttributeMaxTextureCubemap, Maximum dimensions of Cubemap texture	///< Cuda only.
+ hipDeviceAttributeMaxTextureCubemapLayered, Maximum dimensions of Cubemap layered texture.	///< Cuda only.
+ hipDeviceAttributeMaxThreadsDim, of a block	///< Maximum dimension
+ hipDeviceAttributeMaxThreadsPerBlock, threads per block.	///< Maximum number of
+ hipDeviceAttributeMaxThreadsPerMultiProcessor, threads per multiprocessor.	///< Maximum resident
+ hipDeviceAttributeMaxPitch, bytes allowed by memory copies	///< Maximum pitch in
+ hipDeviceAttributeMemoryBusWidth, width in bits.	///< Global memory bus
+ hipDeviceAttributeMemoryClockRate, frequency in kilohertz.	///< Peak memory clock
+ hipDeviceAttributeComputeCapabilityMinor, capability version number.	///< Minor compute
+ hipDeviceAttributeMultiGpuBoardGroupID, ID of device group on the same multi-GPU board	///< Cuda only. Unique
+ hipDeviceAttributeMultiprocessorCount, multiprocessors on the device.	///< Number of
+ hipDeviceAttributeName,	///< Device name.
+ hipDeviceAttributePageableMemoryAccess, coherently accessing pageable memory	///< Device supports

```
///< without calling
hipHostRegister on it
     hipDeviceAttributePageableMemoryAccessUsesHostPageTables, ///< Device
accesses pageable memory via the host's page tables
     hipDeviceAttributePciBusId,
                                                         ///< PCI Bus ID.
                                                         ///< PCI Device ID.
     hipDeviceAttributePciDeviceId,
     hipDeviceAttributePciDomainID,
                                                         ///< PCI Domain ID.
     hipDeviceAttributePersistingL2CacheMaxSize,
                                                         ///< Cudall only.
Maximum 12 persisting lines capacity in bytes
     hipDeviceAttributeMaxRegistersPerBlock,
                                                         ///< 32-bit registers
available to a thread block. This number is shared
                                                         ///< by all thread
blocks simultaneously resident on a multiprocessor.
    hipDeviceAttributeMaxRegistersPerMultiprocessor,
                                                         ///< 32-bit registers
available per block.
     hipDeviceAttributeReservedSharedMemPerBlock,
                                                         ///< Cudall only.
Shared memory reserved by CUDA driver per block.
     hipDeviceAttributeMaxSharedMemoryPerBlock,
                                                         ///< Maximum shared
memory available per block in bytes.
     hipDeviceAttributeSharedMemPerBlockOptin,
                                                         ///< Cuda only.
Maximum shared memory per block usable by special opt in.
     hipDeviceAttributeSharedMemPerMultiprocessor,
                                                        ///< Cuda only. Shared
memory available per multiprocessor.
     hipDeviceAttributeSingleToDoublePrecisionPerfRatio, ///< Cuda only.
Performance ratio of single precision to double precision.
     hipDeviceAttributeStreamPrioritiesSupported,
                                                         ///< Cuda only.
Whether to support stream priorities.
     hipDeviceAttributeSurfaceAlignment,
                                                         ///< Cuda only.
Alignment requirement for surfaces
    hipDeviceAttributeTccDriver,
                                                         ///< Cuda only.
Whether device is a Tesla device using TCC driver
     hipDeviceAttributeTextureAlignment,
                                                         ///< Alignment
requirement for textures
     hipDeviceAttributeTexturePitchAlignment,
                                                         ///< Pitch alignment
requirement for 2D texture references bound to pitched memory;
                                                         ///< Constant memory
     hipDeviceAttributeTotalConstantMemory,
size in bytes.
     hipDeviceAttributeTotalGlobalMem,
                                                         ///< Global memory
available on devicice.
```

```
hipDeviceAttributeUnifiedAddressing,
                                                         ///< Cuda only. An
unified address space shared with the host.
   hipDeviceAttributeUuid,
                                                         ///< Cuda only. Unique
ID in 16 byte.
   hipDeviceAttributeWarpSize,
                                                         ///< Warp size in
threads.
    hipDeviceAttributeMaxPitch,
                                           ///< Maximum pitch in bytes
allowed by memory copies
    hipDeviceAttributeTextureAlignment, ///<Alignment requirement for
textures
    hipDeviceAttributeTexturePitchAlignment, ///<Pitch alignment requirement
for 2D texture references bound to pitched memory;
    hipDeviceAttributeKernelExecTimeout, ///<Run time limit for kernels
executed on the device
    hipDeviceAttributeCanMapHostMemory, ///<Device can map host memory
into device address space
    hipDeviceAttributeEccEnabled,
                                           ///<Device has ECC support enabled
    hipDeviceAttributeCudaCompatibleEnd = 9999,
     hipDeviceAttributeAmdSpecificBegin = 10000,
    hipDeviceAttributeCooperativeMultiDeviceUnmatchedFunc,
                                                                  ///<
Supports cooperative launch on multiple
                                                                   ///devices
with unmatched functions
    hipDeviceAttributeCooperativeMultiDeviceUnmatchedGridDim,
Supports cooperative launch on multiple
                                                                   ///devices
with unmatched grid dimensions
    hipDeviceAttributeCooperativeMultiDeviceUnmatchedBlockDim,
                                                                   ///<
Supports cooperative launch on multiple
                                                                   ///devices
with unmatched block dimensions
     hipDeviceAttributeCooperativeMultiDeviceUnmatchedSharedMem,
Supports cooperative launch on multiple
                                                                   ///devices
with unmatched shared memories
    hipDeviceAttributeAsicRevision,
                                           ///< Revision of the GPU in this
device
```

```
hipDeviceAttributeManagedMemory,
                                      ///< Device supports allocating
managed memory on this system
     hipDeviceAttributeDirectManagedMemAccessFromHost, ///< Host can directly
access managed memory on
                                                       /// the device without
migration
     hipDeviceAttributeConcurrentManagedAccess, ///< Device can coherently
access managed memory
                                                 /// concurrently with the CPU
     hipDeviceAttributePageableMemoryAccess,
                                                 ///< Device supports
coherently accessing pageable memory
                                                 /// without calling
hipHostRegister on it
     hipDeviceAttributePageableMemoryAccessUsesHostPageTables, ///< Device
accesses pageable memory via
                                                               /// the host's
page tables
     hipDeviceAttributeCanUseStreamWaitValue ///< '1' if Device supports
hipStreamWaitValue32() and
                                             ///< hipStreamWaitValue64() , '0'
otherwise.
    hipDeviceAttributeClockInstructionRate =
hipDeviceAttributeAmdSpecificBegin, ///< Frequency in khz of the timer used by
the device-side "clock*"
    hipDeviceAttributeArch,
                                                                 ///< Device
architecture
     hipDeviceAttributeMaxSharedMemoryPerMultiprocessor,
                                                                 ///< Maximum
Shared Memory PerMultiprocessor.
    hipDeviceAttributeGcnArch,
                                                                 ///< Device
gcn architecture
    hipDeviceAttributeGcnArchName,
                                                                 ///< Device
gcnArch name in 256 bytes
     hipDeviceAttributeHdpMemFlushCntl,
                                                                 ///< Address
of the HDP MEM COHERENCY FLUSH CNTL register
     hipDeviceAttributeHdpRegFlushCntl,
                                                                 ///< Address
of the HDP REG COHERENCY FLUSH CNTL register
     hipDeviceAttributeCooperativeMultiDeviceUnmatchedFunc,
                                                                 ///< Supports
cooperative launch on multiple
                                                                 ///< devices
with unmatched functions
```

```
hipDeviceAttributeCooperativeMultiDeviceUnmatchedGridDim,
                                                                 ///< Supports
cooperative launch on multiple
                                                                  ///< devices
with unmatched grid dimensions
   hipDeviceAttributeCooperativeMultiDeviceUnmatchedBlockDim,
                                                                 ///< Supports
cooperative launch on multiple
                                                                 ///< devices
with unmatched block dimensions
     hipDeviceAttributeCooperativeMultiDeviceUnmatchedSharedMem, ///< Supports
cooperative launch on multiple
                                                                 ///< devices
with unmatched shared memories
    hipDeviceAttributeIsLargeBar,
                                                                 ///< Whether
it is LargeBar
     hipDeviceAttributeAsicRevision,
                                                                 ///< Revision
of the GPU in this device
     hipDeviceAttributeCanUseStreamWaitValue,
                                                                 ///< '1' if
Device supports hipStreamWaitValue32() and
                                                                 ///<
hipStreamWaitValue64(), '0' otherwise.
     hipDeviceAttributeAmdSpecificEnd = 19999,
     hipDeviceAttributeVendorSpecificBegin = 20000,
     // Extended attributes for vendors
 } hipDeviceAttribute t;
 enum hipComputeMode {
```

Known Issues in This Release

INCORRECT DGPU BEHAVIOR WHEN USING AMDVBFLASH TOOL

The AMDVBFlash tool, used for flashing the VBIOS image to dGPU, does not communicate with the ROM Controller specifically when the driver is present. This is because the driver, as part of its runtime power management feature, puts the dGPU to a sleep state.

As a workaround, users can run *amdgpu.runpm*=0, which temporarily disables the runtime power management feature from the driver and dynamically changes some power control-related sysfs files.

ISSUE WITH START TIMESTAMP IN ROCPROFILER

Users may encounter an issue with the enabled timestamp functionality for monitoring one or multiple counters. ROCProfiler outputs the following four timestamps for each kernel:

- Dispatch
- Start
- End
- Complete

Issue

This defect is related to the Start timestamp functionality, which incorrectly shows an earlier time than the Dispatch timestamp.

To reproduce the issue,

- 1. Enable timing using the *--timestamp on* flag.
- 2. Use the -*i* option with the input filename that contains the name of the counter(s) to monitor.
- 3. Run the program.
- 4. Check the output result file.

Current behavior

BeginNS is lower than DispatchNS, which is incorrect.

Expected behavior

The correct order is:

Dispatch < *Start* < *End* < *Complete*

Users cannot use ROCProfiler to measure the time spent on each kernel because of the incorrect timestamp with counter collection enabled.

Recommended Workaround

Users are recommended to collect kernel execution timestamps without monitoring counters, as follows:

- 1. Enable timing using the *--timestamp on* flag, and run the application.
- 2. Rerun the application using the -*i* option with the input filename that contains the name of the counter(s) to monitor, and save this to a different output file using the -*o* flag.
- 3. Check the output result file from step 1.
- 4. The order of timestamps correctly displays as:

DispathNS < BeginNS < EndNS < CompleteNS

5. Users can find the values of the collected counters in the output file generated in step 2.

RADEON PRO V620 AND W6800 WORKSTATION GPUS

No Support for SMI and ROCDebugger on SRIOV

System Management Interface (SMI) and ROCDebugger are not supported in the SRIOV environment on any GPU. For more information, refer to the Systems Management Interface documentation.

Deprecations and Warnings in This Release

ROCM LIBRARIES CHANGES - DEPRECATIONS AND DEPRECATION REMOVAL

- The hipFFT.h header is now provided only by the hipFFT package. Up to ROCm 5.0, users would get hipFFT.h in the rocFFT package too.
- The GlobalPairwiseAMG class is now entirely removed, users should use the PairwiseAMG class instead.
- The rocsparse_spmm signature in 5.0 was changed to match that of rocsparse_spmm_ex. In 5.0, rocsparse_spmm_ex is still present, but deprecated. Signature diff for rocsparse_spmm

rocsparse spmm in 5.0

```
rocsparse status rocsparse spmm(rocsparse handle
                                                              handle,
                                 rocsparse operation
                                                              trans A,
                                 rocsparse operation
                                                              trans B,
                                 const void*
                                                              alpha,
                                 const rocsparse spmat descr mat A,
                                 const rocsparse dnmat descr mat B,
                                 const void*
                                 const rocsparse dnmat descr mat C,
                                 rocsparse datatype
                                                              compute type,
                                 rocsparse spmm alg
                                                              alg,
                                 rocsparse spmm stage
                                                              stage,
                                 size t*
                                                              buffer size,
                                 void*
                                                              temp buffer);
```

rocSPARSE spmm in 4.0

```
rocsparse_status rocsparse_spmm(rocsparse_handle handle,
rocsparse_operation trans_A,
rocsparse_operation trans_B,
const void* alpha,
const rocsparse_spmat_descr mat_A,
const rocsparse_dnmat_descr mat_B,
const void* beta,
```



```
const rocsparse_dnmat_descr mat_C,
rocsparse_datatype compute_type,
rocsparse_spmm_alg alg,
size_t* buffer_size,
void* temp_buffer);
```

HIP API DEPRECATIONS AND WARNINGS

Warning - Arithmetic Operators of HIP Complex and Vector Types

In this release, arithmetic operators of HIP complex and vector types are deprecated.

- As alternatives to arithmetic operators of HIP complex types, users can use arithmetic operators of std::complex types.
- As alternatives to arithmetic operators of HIP vector types, users can use the operators of the native clang vector type associated with the data member of HIP vector types.

During the deprecation, two macros_HIP_ENABLE_COMPLEX_OPERATORS and_HIP_ENABLE_VECTOR_OPERATORS are provided to allow users to conditionally enable arithmetic operators of HIP complex or vector types.

Note, the two macros are mutually exclusive and, by default, set to Off.

The arithmetic operators of HIP complex and vector types will be removed in a future release.

Refer to the HIP API Guide for more information.

Refactor of HIPCC/HIPCONFIG

In prior ROCm releases, by default, the hipcc/hipconfig Perl scripts were used to identify and set target compiler options, target platform, compiler, and runtime appropriately.

In ROCm v5.0, hipcc.bin and hipconfig.bin have been added as the compiled binary implementations of the hipcc and hipconfig. These new binaries are currently a work-in-progress, considered, and marked as experimental. ROCm plans to fully transition to hipcc.bin and hipconfig.bin in the a future ROCm release. The existing hipcc and hipconfig Perl scripts are renamed to hipcc.pl and hipconfig.pl respectively. New top-level hipcc and hipconfig Perl scripts are created, which can switch between the Perl script or the compiled binary based on the environment variable HIPCC USE PERL SCRIPT.

In ROCm 5.0, by default, this environment variable is set to use hipcc and hipconfig through the Perl scripts.

Subsequently, Perl scripts will no longer be available in ROCm in a future release.

WARNING - COMPILER-GENERATED CODE OBJECT VERSION 4 DEPRECATION

Support for loading compiler-generated code object version 4 will be deprecated in a future release with no release announcement and replaced with code object 5 as the default version.

The current default is code object version 4.

WARNING - MIOPENTENSILE DEPRECATION

MIOpenTensile will be deprecated in a future release.