


411440117

數位組作業


設計想法

Top module test-bench



主程式碼

```
1 module hwdigital(clk, reset, Fib_en, sort_en, Fib_seq, odd, even);
2   input clk;
3   input reset;
4   input Fib_en;
5   input sort_en;
6   output wire [31:0] Fib_seq;
7   output wire [31:0] odd;
8   output wire [31:0] even;
9
10  // import module here
11  fibonacci n1(clk, reset, Fib_en, Fib_seq);
12  sort n2(clk, reset, sort_en, Fib_seq, odd, even);
13  // clk ->[fibonnachi gen]->sequence
14
15  endmodule
16
```



Test Bench

```
1  module hwdigital_tb();
2  reg clk;
3  reg reset;
4  reg Fib_en;
5  reg sort_en;
6  wire [31:0] Fib_seq;
7  wire [31:0] odd;
8  wire [31:0] even;
9
10 hwdigital p1(clk, reset, Fib_en, sort_en, Fib_seq, odd, even);
11
12 always begin
13     #5 clk = ~clk;
14 end
15
16 initial begin
17     clk = 0;
18     reset = 1;
19     Fib_en = 0;
20     sort_en = 0;
21     // first state declare above :)
22     #10
23     reset = 0;
24     #5
25     reset = 1;
26     #15
27     Fib_en = 1;
28     #10
29     sort_en = 1;
30     #300
31     sort_en = 0;
32     #10
33     Fib_en = 0;
34     #20
35     $stop;
36 end
37 endmodule
38
```


Fibonacci 數列

```
1 module fibonacci(  
2     input clk,  
3     input reset,  
4     input enable,  
5     output reg [31:0] sum // sequence  
6 );  
7  
8     reg [31:0] cur_num;  
9     reg [31:0] nex_num;  
10  
11 always@(posedge clk or negedge reset) begin  
12     if(!reset)begin  
13         sum <= 0;  
14     end  
15     else if(enable) begin  
16         if(clk)begin  
17             sum <= cur_num + nex_num;  
18         end  
19     end  
20 end  
21  
22 always@(negedge clk or negedge reset)begin  
23     if(!reset)begin  
24         cur_num <= 0;  
25         nex_num <= 1;  
26     end  
27     else if(enable)begin  
28         if(!clk)begin  
29             cur_num <= nex_num;  
30             nex_num <= sum;  
31         end  
32     end  
33 end  
34  
35 endmodule  
36
```

Sort

```
1  module sort(  
2      input clk,  
3      input reset,  
4      input enable, // sort enable  
5      input [31:0] Fib_seq,  
6      output reg[31:0] odd,  
7      output reg[31:0] even  
8  );  
9  
10 always@(posedge clk or negedge reset)begin  
11     if(!reset)begin  
12         odd <= 0;  
13         even <= 0;  
14     end  
15     else if(enable)begin  
16         if(clk)begin  
17             if(Fib_seq & 1)begin  
18                 odd <= Fib_seq;  
19             end  
20             else begin  
21                 even <= Fib_seq;  
22             end  
23         end  
24     end  
25 end  
26  
27 endmodule  
28
```

RTL 圖示



波形模擬圖

