411440117

數位組 特殊招生作業

數字生成 1/3

- numberGenerator.py是作業隨 附的範例腳本,再加上把生成出 的數字輸出到文字檔的功能 (如 圖)。
- 我相信應該能用tcl之類的 Quartus腳本語言,將人工使用 terminal自行跑python的步驟省 去,自動化數字生成,但是礙於 時間限制,這部分有待研究。

```
# output the generated numbers to a text file
print("[+] Decimal numbers are successfully exported to test_dec.txt")
with open("test_dec.txt", "w") as text_file|:
    for i in numbers:
        print(f"{i}",file = text_file)

print("[+] Hexadecimal numbers are successfully exported to test_hex.txt")
with open("test_hex.txt", "w") as text_file:
    for i in hex_numbers:
        print(f"{i}",file = text_file)
""
"numberGenerator.py" [readonly][dos] 53L, 1749B
```

數字生成 2/3

- 使用Linux terminal和python3
 跑numberGenerator.py的結果 (如圖)。
- (我只會用Linux terminal,而且 Linux terminal比較好用)
- ModelSim每進行一次模擬會再 讀一次程式內指定的文字檔,若 數字重新生成,只需要用 ModelSim中的Restart重跑一次 模擬即可。

```
astelor@AcerAST: /mnt/d/Do X
  -(astelor&AcerAST)-[/mnt/d/Documents/Quartus/hwextra]
 -$ ls
                                                        output_files
adder.v
                                   hwextra.qsf
adder.v.bak
                                   hwextra_tb.v
                                                        simulation
                                   hwextra_tb.v.bak
                                                        sort.v
FIFO.v
                                   hwextra.v
                                                        sort.v.bak
FIFO.v.bak
                                   hwextra.v.bak
                                                        test_dec.txt
hwextra_nativelink_simulation.rpt
                                   incremental_db
                                                        test_hex.txt
hwextra.qpf
                                   numberGenerator.py
                                                       test.txt
  -(astelor®AcerAST)-[/mnt/d/Documents/Quartus/hwextra]
 -$ python3 numberGenerator.py
產 生 的 20個 十 進 位 數 字:
         46995,
 13816,
                  37333,
                          43061.
                                  16692]
         11709,
 14982,
                   8274,
                           8374
                                   5091]
                                  31409]
 44308.
          23825.
                   7183,
                          15583,
 40455.
         52139.
                   4801.
                                  57536]
                          28534.
轉換為16進位制的數字:
[0x35f8, 0xb793, 0x91d5, 0xa835, 0x4134]
[0x3a86, 0x2dbd, 0x2052, 0x20b6, 0x13e3]
[0xad14, 0x5d11, 0x1c0f, 0x3cdf, 0x7ab1]
[0x9e07, 0xcbab, 0x12c1, 0x6f76, 0xe0c0]
累加總和 (十進位): 512100
累 加 總 和 ( 16進 位 ) : 0x7d064
[+] Decimal numbers are successfully exported to test_dec.txt
[+] Hexadecimal numbers are successfully exported to test_hex.txt
  -(astelor®AcerAST)-[/mnt/d/Documents/Quartus/hwextra]
```


數字生成 3/3

• 輸出文字檔(如圖)

```
-(astelor®AcerAST)-[/mnt/d/Documents/Quartus/hwextra]
 -$ cat test_dec.txt
13816
            -(astelor®AcerAST)-[/mnt/d/Documents/Quartus/hwextra]
46995
         $ cat test_hex.txt
37333
         0x35f8
43061
         0xb793
16692
         0x91d5
14982
         0xa835
11709
         0x4134
8274
         0x3a86
8374
         0x2dbd
5091
         0x2052
44308
         0x20b6
23825
         0x13e3
7183
         0xad14
15583
         0x5d11
31409
         0x1c0f
40455
         0x3cdf
52139
         0x7ab1
4801
         0x9e07
28534
         0xcbab
57536
         0x12c1
         0x6f76
   -(aste 0xe0c0
           -(astelor®AcerAST)-[/mnt/d/Documents/Quartus/hwextra]
```

主程式

```
⊟module hwextra #(parameter WIDTH = 32)(
 2
        input clk,
        input reset,
        input FIFO en, // flag that data output
        input FIFO w en, // flag that controls data input
        input sort en,
        input add en,
        input [WIDTH-1:0] data,
        output wire [WIDTH-1:0] FIFO out,
        output wire FIFO empty,
10
11
        output wire [WIDTH-1:0] odd,
12
        output wire [WIDTH-1:0] even,
13
        output wire [WIDTH-1:0] sum
14
     );
15
16
     FIFO n1(clk, reset, FIFO en, FIFO w en, data, FIFO out, FIFO empty);
17
     sort n2(clk, reset, sort en, FIFO out, odd, even);
18
     adder n3(clk, reset, add en, FIFO out, FIFO empty, FIFO en, sum);
19
20
     endmodule
21
```



Testbench 1/2

 系統檔案讀取指令(\$fscanf 等)不 是 synthesizable code,他不能 被包括在其他Verilog HDL檔內, 只能存在於testbench。

```
module hwextra tb #(parameter WIDTH = 32)();
   // Corresponding ports:
     reg reset;
     reg FIFO en;
     reg FIFO w en;
     reg sort en;
     reg add en;
     reg [WIDTH-1:0] data;
11 wire [WIDTH-1:0] FIFO out;
12 wire FIFO empty;
13 wire [WIDTH-1:0] odd;
14 wire [WIDTH-1:0] even;
     wire [WIDTH-1:0] sum;
     // Top module import:
     hwextra p1(clk, reset, FIFO en, FIFO w en, sort en, add en, data, FIFO out, FIFO empty, odd, even, sum);
    ⊟always begin
        #5 clk = \simclk;
     end
23
    // Variables for testbench file reading:
    integer file desc; // file descriptor
26 integer file stat; // value = 1 -> open; value = -1 -> closed;
     reg file r en; // enable text file reading
29 ⊟always@(posedge clk)begin
       // read the data in test dec.txt line by line
      if(file desc) begin // check if the file is opened successfully
32 E
           if(file r en)begin
33
              file stat <= $fscanf(file desc, "%d\n", data);
34
           if($feof(file desc))begin
36
              $fclose(file desc);
37
38 ⊟
           if(file stat==-1)begin
              FIFO w en \ll 0;
              // Stops data input for FIFO module on the next clock,
41
              // when the file is closed.
42
           end
43
        end
     end
```

Testbench 2/2

- 在第58行,是用來開啟文字檔的程式碼(\$fopen),其中的文字檔路徑是用絕對路徑。
- 因為我不知道為什麼 ModelSim一直讀不到相對路 徑,所以使用上需要修改這行 程式碼。

```
⊟initial begin
        clk = 0;
        reset = 1;
        FIFO en = 0;
        FIFO w en = 0;
        sort en = 0;
        add en = 0;
        file r en = 0;
        // Initialization goes above :)
54
55
        #15
56
        reset = 0;
57
        // "test dec.txt" contains randomly generated numbers
        file desc = $fopen("D:/Documents/Quartus/hwextra/test dec.txt", "r");
        // Ast: idk why it only eats absolute directory
        // Ast: could be my quartus living on C:/
60
        reset = 1;
        file r en = 1;
        FIFO w en = 1;
66
        FIFO en = 1;
        sort en = 1;
        add en = 1;
        // FIFO module still pushes the data in buffer,
70
        // but stops popping data out here (very cool).
        FIFO en = 0;
73
74
        FIFO en = 1;
        #200
76
        $stop;
     end
78
     endmodule
```

FIFO

- FIFO_en 是致能訊號,用來控制 FIFO模組的輸出。
- 此模組的輸入為負緣觸發,輸出為 正緣觸發,如此設計能加速FIFO模 組的運作速度。
- 這裡我是用**環狀佇列**完成first-in-first-out的輸入輸出功能,因為環狀佇列能有效運用queue的空間。

```
module FIFO #(parameter WIDTH = 32, parameter DEPTH = 10)(
        input clk,
        input reset,
        input enable out, // flag that allows data popping out of the queue
        input enable in, // flag that allows data pushing into the queue
        input [WIDTH-1:0] data,
        output reg [WIDTH-1:0] FIFO out,
        output reg empty // empty flag to control the adder
9
     reg [WIDTH-1:0] queue [0:DEPTH-1]; //circular queue
11
     reg [7:0] head;
     reg [7:0] tail;
13
     reg full;
14
    // pop out the queue if enable is on until the queue is empty
15
    ⊟always@(posedge clk or negedge reset)begin
17
           if(!reset)begin
18
              head \ll 0;
                                                            // push data into the queue
19
              full <= 0;
                                                            ⊟always@(negedge clk or negedge reset)begin
20
              FIFO out <= 0;
                                                               if(!reset)begin
21
                                                                    tail <= 0;
22
           else begin
                                                                    empty <= 1;
23
              if (!empty && enable out)begin
                                                        41
                                                                    queue[0] \ll 0;
24
                 FIFO out <= queue[head];
                                                        42
                                                                 end
25
                 head <= (head + 1) % DEPTH;
                                                                 else begin
26
              end
                                                                    if(!full && enable in)begin
27
              else begin
                                                        45
                                                                       queue[tail] <= data;
28
                  FIFO out <= FIFO out;
                                                        46
                                                                       tail <= (tail + 1) % DEPTH;
29
                 head <= head;
                                                        47
                                                                    end
30
                                                        48
                                                                    else begin
31
              // check and update the "full" flag
                                                        49
                                                                       queue[tail] <= queue[tail];</pre>
32
              full <= ( (tail + 1) % DEPTH == head);</pre>
                                                        50
                                                                       tail <= tail;
33
           end
                                                        51
                                                                    end
34
     end
                                                                    // check and update the "empty" flag
35
                                                                    empty <= (head == tail);</pre>
                                                        53
                                                        54
                                                                 end
                                                        55
                                                              end
                                                        56
                                                              endmodule
                                                        58
```

Adder

- 在此導入FIFO_empty, 偵測輸出 是否已結束,避免FIFO模組已經結 束輸出,但adder模組仍重複將 FIFO模組最後一個輸出數值相加。
- 在此導入FIFO_en,是為了避免 FIFO模組無輸出但adder仍相加數 值的問題。


```
⊟module adder #(parameter WIDTH = 32)(
         input clk,
         input reset,
         input add en,
         input [WIDTH-1:0] num,
         input FIFO empty,
         input FIFO en, // adder is tied with FIFO module
         output reg [WIDTH-1:0] sum
10
    ⊟always@(posedge clk or negedge reset)begin
         if(!reset)begin
            sum <= 0;
14
         end
        else begin
16
            if (add en && !FIFO empty && FIFO en) begin
17
               sum <= sum + num;</pre>
18
            end
19
            else begin
20
               sum <= sum;
            end
22
         end
      end
24
     endmodule
26
```

Sort

• 將FIFO模組的輸出分為奇數或偶數。

```
⊟module sort #(parameter WIDTH = 32)(
        input clk,
        input reset,
        input enable, // sort enable
        input [WIDTH-1:0] num,
        output reg[WIDTH-1:0] odd,
        output reg[WIDTH-1:0] even
 8
 9
    ⊟always@(posedge clk or negedge reset)begin
11
        if(!reset)begin
12
            odd \leftarrow 0;
13
            even \leq 0;
14
        end
15
        else if (enable) begin
16
            if(num & 1)begin
17
               odd <= num;
18
            end
19
            else begin
20
               even <= num;
21
            end
        end
        else begin
24
            odd <= odd;
25
            even <= even;
26
        end
27
     end
28
29
     endmodule
30
```

RTL 圖示



波形模擬圖

```
產生的20個十進位數字:
 13816,
         46995,
                37333,
                        43061,
                                16692]
                  8274,
 14982.
         11709,
                         8374,
                                 5091]
                  7183.
                        15583,
 44308.
         23825.
                                31409]
         52139,
 40455,
                  4801,
                        28534,
                                57536]
轉換為16進位制的數字:
[0x35f8, 0xb793, 0x91d5, 0xa835, 0x4134]
[0x3a86, 0x2dbd, 0x2052, 0x20b6, 0x13e3]
[0xad14, 0x5d11, 0x1c0f, 0x3cdf, 0x7ab1]
[0x9e07, 0xcbab, 0x12c1, 0x6f76, 0xe0c0]
累加總和(十進位): 512100
累加總和(16進位)
                : 0x7d064
```

