
# 411440117

數位組作業

# 設計想法

#### Top module test-bench



### 主程式碼

```
T - T \times
                                                                                     Project Navigator
      module hwdigital(clk, reset, Fib en, sort en, Fib seq, odd, even);
                                                                                                       Entity
      input clk;
                                                                                     Cyclone IV GX: AUTO
      input reset;
                                                                                     🗸 🔤 hwdigital 🟜
      input Fib en;
                                                                                         fibonacci:n1
      input sort en;
                                                                                         sort:n2
      output wire [31:0] Fib_seq;
      output wire [31:0] odd;
      output wire [31:0] even;
                                                                                                             T 🗗 🗙
                                                                                     Project Navigator
10
      // import module here
                                                                                    Files
                                                                                       hwdigital.v
11
      fibonacci n1(clk, reset, Fib en, Fib seq);
                                                                                       fibonacci.v
      sort n2(clk, reset, sort en, Fib seq, odd, even);
12
                                                                                       hwdigital_tb.v
13
      // clk ->[fibonnachi gen]->sequence
                                                                                       sort.v
14
15
      endmodule
16
```

#### Test Bench

```
module hwdigital tb();
     reg clk;
     reg reset;
     reg Fib en;
     reg sort en;
     wire [31:0] Fib seq;
     wire [31:0] odd;
     wire [31:0] even;
     hwdigital p1(clk, reset, Fib_en, sort_en, Fib_seq, odd, even);
10
11
    ⊟always begin
13
        #5 clk = \simclk;
14
     end
15
    □initial begin
17
        clk = 0;
18
        reset = 1;
19
        Fib en = 0;
        sort en = 0;
        // first state declare above :)
        #10
        reset = 0;
        #5
24
        reset = 1;
        #15
        Fib en = 1;
        #10
        sort en = 1;
30
        #300
31
        sort_en = 0;
32
        #10
33
        Fib en = 0;
        #20
34
35
        $stop;
36
     end
37
     endmodule
38
```


# Fibonacci 數列

```
⊟module fibonacci(
        input clk,
        input reset,
        input enable,
        output reg [31:0] sum // sequence
     reg [31:0] cur num;
     reg [31:0] nex num;
10
    □always@(posedge clk or negedge reset) begin
        if(!reset)begin
            sum \ll 0;
14
        end
        else if (enable) begin
16
           if(clk)begin
               sum <= cur num + nex num;
18
            end
19
        end
20
     end
21
    □always@(negedge clk or negedge reset)begin
        if(!reset)begin
24
            cur num <= 0;
           nex num <= 1;
26
        end
        else if (enable) begin
           if(!clk)begin
29
               cur num <= nex num;
30
               nex num <= sum;
31
            end
32
        end
33
     end
34
35
     endmodule
36
```

#### Sort

```
⊟module sort(
 2
         input clk,
         input reset,
 4
         input enable, // sort enable
         input [31:0] Fib seq,
 6
        output reg[31:0] odd,
        output reg[31:0] even
 8
     );
 9
    ⊟always@(posedge clk or negedge reset)begin
11
        if(!reset)begin
12
           odd \leftarrow 0;
13
           even \leq 0;
14
        end
15 □
        else if(enable)begin
16 ⊟
            if(clk)begin
17
               if (Fib seq & 1) begin
18
                  odd <= Fib seq;
19
               end
20
               else begin
21
                  even <= Fib seq;
22
               end
23
            end
24
        end
25
     end
26
27
     endmodule
28
```

# RTL 圖示



# 波形模擬圖

