
# RISC-V CPU Datapath, Control Intro

#### **Design Principles**

- Five steps to design a processor:
  - Analyze instruction set → datapath requirements
  - Select set of datapath components & establish clock methodology
  - Assemble datapath meeting the requirements



- 4) Analyze implementation of each instruction to determine setting of control points that effects the register transfer
- 5) Assemble the control logic
  - Formulate Logic Equations
  - Design Circuits

#### **Summary!**

- Universal datapath
  - Capable of executing all RISC-V instructions in one cycle each
  - Not all units (hardware) used by all instructions
- 5 Phases of execution
  - IF (Instruction Fetch), ID (Instruction Decode), EX (Execute),
    MEM (Memory), WB (Write Back)
  - Not all instructions are active in all phases (except for loads!)
- Controller specifies how to execute instructions
  - Worth thinking about: what new instructions can be added with just most control?

#### **Your CPU in two parts**


- Central Processing Unit (CPU):
  - Datapath: contains the hardware necessary to <u>perform</u> operations required by the processor
    - Reacts to what the controller tells it! (ie. "I was told to do an add, so I"Il feed these arguments through an adder)
  - Control: decides what each piece of the datapath should do
    - What operation am I performing? Do I need to get info from memory? Should I write to a register? Which register?
    - Has to make decisions based on the input instruction only!

#### **Design Principles**

- Determining control signals
  - Any time a datapath element has an input that changes behavior, it requires a control signal (e.g. ALU operation, read/write)
  - Any time you need to pass a different input based on the instruction, add a MUX with a control signal as the selector (e.g. next PC, ALU input, register to write to)
- Your control signals will change based on your exact datapath
- Your datapath will change based on your ISA


# Storage Element: Register File

- Register File consists of 31 registers:
  - Output ports portA and portB
  - Input port portW
- Register selection
  - Place data of register RA (number) onto portA
  - Place data of register RB (number) onto portB
  - Store data on portW into register RW (number) when
    Write Enable is 1
- Clock input (CLK)
  - CLK is passed to all internal registers so they can be written to if they match RW and Write Enable is 1



RW RA


# Implementing R-Types




#### (4) Perform operation

- New hardware: ALU (Arithmetic Logic Unit)
- Abstraction for adders, multipliers, dividers, etc.
  - How do we know what operation to execute?
  - Our first control bit!ALUSel(ect)

## Adding addi to datapath




## Adding 1w to datapath




# Storage Element: Idealized Memory


- Memory (idealized)
  - One input port: Data In
  - One output port: Data Out
- Memory access:
  - Read: Write Enable = 0, data at Address is placed on Data Out
  - Write: Write Enable = 1, Data In written to Address
- Clock input (CLK)
  - CLK input is a factor ONLY during write operation
  - During read, behaves as a combinational logic block:
    Address valid → Data Out valid after "access time"




#### **Current Datapath**




## Adding sw to datapath




## Adding branches to datapath




## Adding jalr to datapath



## Adding jal to datapath



## Implementing lui



## Implementing auipc

