

Lec-19

29/10/19

# Lec - 20

$$a = x + y$$

$$a = 17$$

$$c = x + y$$

SSA form

different version numbers whenever a variable is modified

$$a_0 = x + y$$

$$a_1 = 17$$

$$c_0 = x + y$$


Value numbering system

$$a_0^3 = x^1 + y^2$$

$$a_1^4 = 17^4$$

$$c_0^3 = x^1 + y^2$$

Value numbering system



$\langle +, 1, 2 \rangle \rightarrow 3$

$[17 \rightarrow 4] \Rightarrow$

This can be put in the code


can work

$a = x + y$   
 $c = a$   
 $a = 17$


Superlocal value numbering

my  $x \neq b$

Increase scope



Multiple assignments reach a use, we use a  $\phi$  function + new assignment




Extended basic block

EBB<sub>1</sub>: A, B, C, D, E

EBB<sub>2</sub>: F

EBB<sub>3</sub>: G

One leader + followers each follower has one pred only and a BB is only 1 EBB




Idea:

Every EBB is a tree, with a root node.


Value numbering on EBB

Let  $D_A$  have all 3 DS for B in EBB<sub>1</sub>, starts with  $D_A$  as initial state



But the blocks have to be in SSA form. SSA makes analysis and optimization


A new EBB uses null state






$D_{ACD} \wedge D_{ACE} = DAC \Rightarrow$  For F to be visited, A and C have to be visited

Dynamic compilation  $\rightarrow$






Dominators:



$C \leftarrow DA$   
 $B \leftarrow DA$  as init state  
 $G \leftarrow DA$   
 $D \leftarrow DAC$   
 $F \leftarrow DAC$

Global optimization: Optimization at a fn level:-  
 Program points  $\neq$  Labels, given by coder, part of syntax

Execution trace  $\rightarrow$  Sequence of program points




When we want to claim a property of a program at a prog. points it has to be true for all traces.

Const - folding  
 Constant propagation  
 (Inter-procedural) const prop  $\rightarrow$  across fn calls  
 replace const var, by value  
 Do the same along all paths

If the compiler figures out a path in which a constant prop can be done and another where the value changes. and  $p_1 \gg p_2$  (prob)  $\Rightarrow$  Hotspot to  $p_1$  and use ~~un~~ unoptimized code, when  $p_2$  is needed

Constant prop: cloning  $\rightarrow$  can cause program to exceed cache memory making it slower



1/11/19

## Lec-21

- Conservative  $\rightarrow$  is  $c$  a constant  $\rightarrow$  yes, even though  $c$  is not  
 $\downarrow$   
 no, even though  $c$  is  $\rightarrow$  May Cause incorrect solution  
 $\downarrow$   
 no prob

Available expression:

$$a = b + x$$

$\downarrow$   
In SSA form

$$a_0 = b_0 + x_0$$


$\downarrow \downarrow$   
 $\rightarrow$  SSA form

so no prob if  $a_0, b_0, x_0$  can get modified

No prob

$$a = b + x$$


$$t = a$$




Available along one path only

So, conservatively


$\rightarrow$   $a = b + x$  is not available



Entry



$a =$   
 $= a + b$  is fine



• Loop  $\Rightarrow \infty$  - paths

Live variable analysis:  $\rightarrow$  Useful for register allocation



1) paths from  $P \rightarrow$  exit

2)  $\exists$ , atleast one path where  $a$  is used on RHS

3) Before this use, no re-definition on LHS

[4] Merge using union

[5] when we merge with union, we start with an underestimate






$v = v + 2$   
live




$v = 2$



Dead code automatically

Uday Khedkar

If we have straight line sequence of code, finding live vars  
 $Live(P_0) = (Live(P_1) - \{a\}) \cup \{b, x\}$



as we go up  $a$  is live at  $P_1$  and not live at  $P_0$

$$Live(P_3) = \{\}$$

If we are working on a fn level, and global vars are used  $\Rightarrow$  So, if global vars are used  $\Rightarrow$  we have to consider them live  $\Rightarrow$  We have to assume,  $Live(P_3) = \text{global vars}$

$P_0 \quad b = b + x$   $\rightarrow$  Live


$$Live(P_0) = \frac{Live(P_1) - \{b\} \cup \{b, x\}}{\text{Lost}} \rightarrow \text{instruction level}$$

$P_1 \quad y = b + x$

Live variable analysis is a back-ward dataflow analysis


$$Live(P_3) = Live(P) \cup Live(P')$$

If CFG DAG,  $\Rightarrow$




$$Live(Exit) = \{\}$$


$\rightarrow$  all glob vars / NULL set



for-loops.



$\rightarrow$  vars at beginning of basic block  
 $\rightarrow$  needs end of basic block  
 $\rightarrow$  needs beginning  
 $\rightarrow$  needs end




We use a fixed point algorithm

$IN[B] \rightarrow$  set of variables live at the beginning  
 $OUT[B] \rightarrow$  set of vars live at the end


Given  $OUT$ , in can be estimated

$$IN[B] = (OUT[B] - KILL[B]) \cup Gen[B]$$

\*  $\rightarrow$  Block level




$$Gen[B] = \{b, x\}$$



$Live(B_1) = Live(B_1) \cup Live(B_2)$   
initially  $\{\}$   
 $\downarrow$   
Run until stabilization

$$OUT[B] = \bigcup_{s \text{ is successor of } B} IN[s]$$



For each block 2 conditions + 1 exit block condition

• If graph is DAG  $\rightarrow$  no prob, start from bottom, go to top

$$x = 4 - 3 \left[ \frac{7 - 3x}{2} \right]$$


$$x = 2 - \frac{21}{4} + \frac{9x}{4}$$

$$2x + 3y = 4$$

$$3x + 2y = 7$$

$$x = 4 - \frac{3y}{2}$$

$$y = 7 - \frac{3x}{2}$$



5/11/19


Lec-22

$$LIVE(P) = + (I, LIVE(P'))$$

$$IN[B] = \underline{GEN[B]} \cup (OUT[B] - \underline{KILL[B]})$$


Calculated from Basic block

x is killed



x is not live

x is killed and generated




x is live

x is live below

Using a bit vector for live variable

$$IN[B] = Gen \mid (Out \wedge \neg Kill)$$

$$OUT[B] = in_{s1} \mid in_{s2} \mid \dots \mid in_{sn}$$




• If, no circular dependencies  $\Rightarrow$  No loops  $\Rightarrow$  [Practically, only in-trivial fns, like loops, get(), set()]  
 $\Downarrow$   
 Toposort and find IN, GEN sets

• Circular Loop

$\rightarrow$  Need a fixed point iter method.



In	out	I	O	I O	I O
1	/	/	/	/	/
2	{}	{}	{}	{}	{}



IN =  
order affects: If DAG  $\Rightarrow$  reverse to posort  $\Rightarrow$  Least iters to converge

If not DAG  $\Rightarrow$  reverse postorder order  $\Rightarrow$  Least iters to converge

Convergence  $\rightarrow$  We are not going to change  $\{0, 1\}$

$$O(|V| + |B| + 1)$$



$IN[B_i] = \{a, b, c, t\} \Rightarrow IN[Exit] = \{t\}$ ; never dies, but?

Problem is because confluence operator is union union never kills

$B_2$   
 $d$  is not used at all But  $d$  survives

### Available Expression Analysis

- $\rightarrow$  Find rln b/w In  $\rightarrow$  Out
- $\rightarrow$  Find rln with pred



$P$   
 $a = b + c$   
 $P'$   
 $avail(P') = \{b + c\} \cup \{AVAIL(P')\}$   
 $- \{e | e \text{ has 'a' as an operand}\}$

$P$   
 $*P = b + c$   
 $P'$

Pointers handling  
Points to / alias analysis.

If no points to at  $P'$ , we have to assume  $P$  could be pointing to any variable

Pointer arithmetic is even worse


When higher opt, are used ~~src~~ ~~gdb~~ would be very different  $\Rightarrow$  gdb tells that is not there random shit in your code

```

union {
    int a
    float b
} s

```

$s.a \rightarrow \text{updates}$   
 $s.b \rightarrow \text{partly updated}$




$P: s.a = b + c \Rightarrow s.b \text{ needs to be killed to (unavailable)}$   
 $P'$

$\text{In}[\text{Entry}] = \{\text{no local vars, only glob vars}\}$

$$\text{Out}[B] = (\text{IN}[B] \cup \text{Gen}[B] - \text{Kill}[B])$$




$\cup \text{Gen}[B]$

$\downarrow$   
 downwardly expressed  
 operands used  
 & not defined



$$\text{IN}[B] = \bigcap_{P \in \text{Pred}(B)} \text{Out}[P]$$

• All expressions are {bit vector}



$\rightarrow$  will never allow  $a+b$

$\text{Out}\{B_1\} = \{ \}$   
 $\text{Out}\{ \}$

$\cup$  May analysis  
 atleast one path

$\cap$  Must-analysis  
 every path


Lec-23

8/11/19

• LLVM is the backend for many compilers

LLVM essentials

- Start with straight line sequence
- Then, loops, - -



symbol table


Compilers:

- Not only prog. skills, but the ability to look ahead & decide on use of a DS & its effect"
- Eventhough theory exists, and accessible to all compiler makers, the design decisions can determine, whether an optimization can be used practically




x86-64 is a super scalar processor  
 ↳ Multiple instr at same time  
 ↳ If false true/false dependencies

Branch prediction



VLIW → Very long Instr word arch  
 Itanium uses




are executed in parallel

The compiler writer has to pack the sub-instructions into slots, so that there are no deps.

Most of the slots ~~have to~~ be filled most times

Now compiler is exploiting cores of CPU, to run faster



→ vector processor and GPUs.


When power supply is lost, transactions stop & roll back have to happen. But instead ~~use~~ store the transaction in a non-volatile memory

Simple code generation:

Memory for global variables are in a global data segment  
 ↳ survives all fn calls, (prog. exec time)

Local vars are restricted to the ~~size~~ of fn scope

→ stack is used, an activation record is created  
 ↳ where vars can be created



esp → top pointer  
 ebp → base of the act. record  
 ↳ extended base pointer →

data space allocation  
 $x = y + z$   
 mov, eax [x]  
 ↳ assembler transforms [x] into address

$x = y + z$   
 ↳ ~~assembler~~ compute intensity =  $1/3$  (2 reads)  
 and  $z$  → high extime taking memory r/w

We would like to improve compute intensity.  
 $x = *ptr$   
 eax = ptr  
 mov ebx, [eax]  
 mov [ebp-4] ebx

Mem → R<sub>32</sub> → Mem

> 1 mem  
 Instr that

Processor doesn't support

Why can't we ~~have~~ move memory to memory

Booz, a hardware design is hard, for it

- We would like to remove unnecessary memory access.
- ~~Booz~~ So, it is assumed that there are  $\infty$  many registers called virtual registers (vr)

~~code~~  $t_1 = a + b$     move    vr1, [a]

Pointers can screw up code generation

↳ If  $x$  is accessed, keep it in memory

arrays, pointers are not promoted

$x = x + 1$

$\text{temp} = \text{call foo}$

$x = 2 * x$

→ can change  $x$  (if global)  
If register allocation  
on fn level  $x \leftrightarrow \text{vr1}$

$x$  changes in  
foo  
 $x \leftrightarrow \text{vr2}$

→ If  $x$  is local, no prob

12/11/19

Lec-24

$x = y + z$

LD R1, @y  
LD R2, @z  
Add R3, R1, R2  
ST @x, R3

→ replaced with  
address by assembler  
for global vars  
and by compiler for local vars

non  
For x86  
2 source one destination  
operand  $\Rightarrow$  Add R3, R2, R1  
ST @x, R3

4(sp)  
4(gp)  
global pointer  
bp for  
global data  
section

- gcc, llvm  $\rightarrow$  retargettable compilers need to make compromises on IR optimisation, as they have to be applicable for all arch
- But icc, has one arch  $\Rightarrow$  so optimize as much as possible

if flag goto L

```

      LD R1, @flag
      cmp R1, 0
      BEQ L
    
```


→ replaced with  
target address

- 2 loads and 1 store for every operation
- Compiler has to ensure that traffic for main memory is reduced



VR<sub>i</sub> mem(local) VR<sub>k</sub>  
 ↓ local variable  
 don't want to  
 promote y to mem  
 due to some  
 complication

In CISC, one  
 operand can be  
 from memory



Assume  
 4 physical  
 registers

VR1 - 4 | r1 → VR1  
 VR2 - 4 | r2 → VR2  
 VR3 - 2 | r3 → VR3  
 VR4 - 2 | r4 → VR4

r5, r6 → scratch  
 padregs

Spill code → need to reduce it

• Suppose a variable is used many times in the start  
 and ~~few times~~ <sup>no more</sup> in later time. ⇒ We are not deallocating


Farthest in the future → LRU approx → Page replacement

t<sub>1</sub> = x - y  
 ↓ ↓  
 r3 r1 → r2  
 ||  
 VR4 ← \*  
 VR5 ← grab a  
 reg from  
 one of the  
 variables  
 | spill code  
 for some  
 variable

Bottom-up register allocation  
 ↳ Unlike in OS, future is unfurled before us  
 ↳ still need scratchpad regs. (for unsafe variables)


Live-range is calculated for all VRs  
 VR9, VR7 → live ranges overlap ⇒ so, need different  
 regs.

If 3 regs, can we allocate  
 them without spill code



Interference  
 Graph

If 2 regs for this →  
 spill free code → color the  
 graph, so that adj nodes don't  
 have the same color



VR3  
 Removed ⇒ R2 — R3

A variable with a  
 big live range, if  
 removed ⇒ can ~~remove~~ <sup>make it as small</sup>  
 as 2 color

• ~~Ques~~ farthest in future works in basic blocks, but  
fails in control flow.

• Matrix A, B, C vs loops  
 $A = B + C$  ( )

↑  
Ease of prog  
analysis