# **Hardware Simulation Guide**

# 7280 Encoder

# **Version 1.0**



#### Headquarters: Hantro Products Oy

Kiviharjunlenkki 1, FI-90220 Oulu, Finland Tel: +358 207 425100, Fax: +358 207 4205299

#### Hantro Finland

Lars Sonckin kaari 14 FI-02600 Espoo Finland

Tel: +358 207 425100 Fax: +358 207 425298

#### Hantro Germany

Ismaninger Str. 17-19 81675 Munich Germany Tel: +49 89 4130 0645 Fax: +49 89 4130 0663

### Hantro USA

1762 Technology Drive Suite 202. San Jose CA 95110, USA

Tel: +1 408 451 9170 Fax: +1 408 451 9672

### Hantro Japan

Yurakucho Building 11F 1-10-1, Yurakucho Chiyoda-ku, Tokyo 100-0006, Japan Tel: +81 3 5219 3638 Fax: +81 3 5219 3639

#### Hantro Taiwan

6F, No. 331 Fu-Hsing N. Rd. Taipei Taiwan

Tel: +886 2 2717 2092 Fax: +886 2 2717 2097

#### Hantro Korea

#518 ho, Dongburoot, 16-2 Sunaedong, Bundanggu, Seongnamsi, Kyunggido, 463-825 Korea Tel: +82 31 718 2506 Fax: +82 31 718 2505

Email: sales@hantro.com WWW.HANTRO.COM

# **Copyright Information**

Copyright © Hantro Products 2008. All rights reserved.

Reproduction, transfer, distribution or storage of part or all of the contents in this document in any form without the prior written permission of Hantro is prohibited. Making copies of this user document for any purpose other than your own is a violation of international copyright laws.

Hantro Products Oy has used its best efforts in preparing this document. Hantro Products Oy makes no warranty, representation, or guarantee of any kind, expressed or implied, with regards to this document. Hantro Products Oy does not assume any and all liability arising out of this document including without limitation consequential or incidental damages.

Hantro Products Oy reserves the right to make changes and improvements to any of the products described in this document without prior notice.

Hantro Products Oy Kiviharjunlenkki 1 90220 Oulu FINLAND www.hantro.com

# **Glossary**

AHB Advanced High Performance Bus, introduced in AMBA 2.0 specification.

AMBA Advanced Microcontroller Bus Architecture, on-chip bus specification and an

open standard

APB Advanced Peripheral Bus protocol specification

AXI AMBA Advanced eXtensible Interface protocol specification.

BASH Bourne-Again Shell, a *de facto* standard for shell scripting in Linux/Unix CSV Comma Separated Value, an ASCII report form compatible with MS Excel

GUI Graphical User Interface

Macroblock A data unit typically consisting of four 8x8 luminance pixel blocks, one 8x8

Cb and one 8x8 Cr block

MB Macroblock

Modelsim Logic simulator from Mentor Graphics Corp.

OCP Open Core Protocol

Verilog Verilog hardware description language

VCS Logic simulator from Synopsys

VHDL Very high-speed integrated circuit Hardware Description Language

P-frame Coding of a picture using inter prediction, which is derived from decoded

samples of a reference picture other than the current picture

# **Table of Contents**

| COPYRIGHT INFORMATION  | 2      |
|--|--------|
| GLOSSARY   | 3      |
| TABLE OF CONTENTS  | 4      |
| 1 INTRODUCTION   | 5      |
| 2 TOP-LEVEL TEST ENVIRONMENT   | 6      |
| 2.1 QUICK-START FOR RUNNING BASIC SIMULATION   | 7<br>8 |
| 3 REPORTING  | 12     |
| 3.1 TEST STATUS REPORT 3.2 SIMULATION REPORT 3.3 COVERAGE REPORT 3.4 PERFORMANCE REPORT 3.5 BUS TRAFFIC REPORT 3.6 ACTIVITY REPORT   |        |
| 4 ADVANCED VERIFICATION METHODS  | 14     |
| 4.1 CONSTRAINED RANDOM VERIFICATION  |        |
|  |        |
| 5.1 REFERENCE TRACE FILE OVERVIEW 5.2 REFERENCE TRACE FILE DESCRIPTIONS 5.2.1 swreg_params.trc 5.2.2 cam_image.trc 5.2.3 next_cam_image.trc 5.2.4 recon.trc 5.2.5 stream_data_hw_out.trc 5.2.6 rlc.trc. 5.2.7 mb_control.trc 5.2.8 nal_unit_size.trc |        |
| REFERENCES   | 22     |

# 1 Introduction

This document describes the 7280 AHB test environment for Mentor Graphics Modelsim and Synopsys VCS logic simulators, including the test bench files and the script files for running the tests. The test environment requires a Linux/Unix workstation with a BASH shell.

While the test benches probably support also other simulators, the benches have not been tested with them, and there is no script support included for them.

Chapter 2 describes the test environment with all the related files, and instructs in running simulation. Chapter 3 lists the reports the test environment creates and Chapter 4 describes the advanced verification methods for further stress testing of the product. In Chapter 5 the reference C-model generated trace files are presented.

# **2 Top-level Test Environment**

The 7280 top-level RTL test environment consists of shell scripts, test data, and VHDL or Verilog test bench components. The RTL bus environment originates from the Micropack test environment for AHB by ARM Corporation, and has been modified by Hantro Products Oy. It supports 32-bit and 64-bit AHB, AXI and OCP bus master interfaces. The supported slave interfaces are 32-bit AHB, AXI, APB and OCP.

The test environment is available in both VHDL and Verilog languages.

The hierarchy of the test environment is depicted in Figure 1. The 7280 encoder top-level name depends on the bus configuration, and is named *<bus>7280enc*.




FIGURE 1. THE TEST ENVIRONMENT HIERARCHY.

All files required by the test environment are located in 7280\_encoder/hardware/sims/top and 7280\_encoder/hardware/sims/ARM folders. The following paragraphs introduce the basic use of this environment, and then describe the files of the test environment.

Note: test\_env\_params.txt and simulation\_ctrl.txt files (referred to often in the following paragraphs) are generated and written during the execution of test\_rtl.sh. test\_env\_params.txt is written to 7280\_encoder/hardware/sims/top/ folder and simulation\_ctrl.txt to7280\_encoder/hardware/sims/top/testdata folder . These files cannot be found in the 7280\_testdata.tar.gz package.

## 2.1 Quick-start for running basic simulation

Running the functional test cases is very simple once these step-by-step instructions are followed:

- 1. Recover the 7280 encoder hardware folder from the delivery packet.
- 2. Go to 7280 encoder/hardware/sims/top folder
- 3. Edit *test\_rtl\_variables.sh* for changing simulation parameters. Make sure that:
  - \$TESTDATASOURCE is set to "zip"
  - *\$TESTDATAPATH* is set to point to the folder where the 7280\_testdata.tar.gz test data file is located
  - \$RTL\_LANGUAGE is set to either verilog or VHDL, depending on the delivered language
  - \$TB\_LANGUAGE is set to either verilog or VHDL, depending on the delivered test bench
  - \$RTL\_TOP is set to ahb, axi, axiahb, axiapb or ocp, depending on the delivered bus combination
- 4. Run *test\_rtl.sh*. Usage instructions as well as the available test cases will be displayed if no arguments are given. See 2.4 for further info.

#### 2.2 AHB test environment VHDL files in ARM folder

The VHDL/Verilog files used by the test environment in 7280\_encoder/hardware/sims/ARM folder are following:

- ADecoder Provides the HSEL\* module select outputs to the AHB system slaves, and controls the read data multiplexer. Defines the base address for the memorymapped registers of the encoder. Not used in AXI or OCP test environments.
- **swreg\_macros** This file contains the procedures *AHBaction*, *AXIaction*, *APBaction* and *OCPaction* that are used by the test bench to access the different type of slave interfaces.
- Arbiter The arbiter processes requests for ownership of the AHB bus and grants
  one bus master according to the arbitration scheme. The arbitration scheme of this
  implementation is a simple priority encoded scheme where the highest priority
  master requesting the bus is granted. Not used in AXI or OCP test environments.

Uses the *test\_env\_params.txt* containing timing specific environment parameters.

- **Busmonitor** This file monitors the master burst correctness, and measures the data traffic caused by the encoder master interface.
- **Conv** Contains the type conversion functions *Hex2StdVec* and *StdVec2Int* used with *textio* modules.
- **EASY\_hantro** EASY\_hantro is the top-level of the bus architecture. It connects the bus components, test bench and encoder together and has an interface to the external memory. It includes a three-state multiplexer that selects which component is accesses external memory.
  - **EASY\_hantro** loads input data to external memory before encoding and checks external memory content after each encoded image.
- **ExtRAM** A behavioural model of a 32-bit off-chip RAM. The address bus is 22 bits wide which gives an address range of [0, 4194303]. Two instances of this component are used to form a 64-bit memory model.

- **MuxM2S** Central multiplexer for signals from AHB bus masters to bus slaves. Also generates the default master outputs when no other masters are selected. Not used in AXI or OCP test environments.
- MuxS2M Central multiplexer for signals from AHB bus slaves to bus masters. Not used in AXI or OCP test environments.
- **SMI\_AHB** AHB static memory interface with configurable NONSEQ/SEQ wait states or SDRAM row change delay. Generates chip, output and write enables to ExtRAM.

Uses the package <code>bus\_config\_pkg</code> containing timing specific environment parameters.

• **SMI\_AXI** AXI static memory interface with configurable command and write buffer size and delay. Generates chip, output and write enables to ExtRAM.

Uses the *test\_env\_params.txt* containing timing specific environment parameters.

• **SMI\_OCP** OCP static memory interface with configurable command and write buffer size and delay. Generates chip, output and write enables to ExtRAM.

Uses the *test\_env\_params.txt* containing timing specific environment parameters.

**tb** The test bench top-level. Maps the EASY and two 32-bit SDRAM components (The other is used to model the 64-bit bus system). Generates system clock *HCLK* and asynchronous reset *HRESETn* (AHB names).

### 2.3 AHB test environment VHDL files in top folder

The used files in 7280 encoder/hardware/sims/top folder are following:

- **bus\_config\_pkg.vhd** This package file is written by test scripts and it includes the information of encoder master and slave interfaces set in test\_rtl\_variables.sh (RTL\_TOP). The file is read by tb,vhd, EASY\_hantro.vhd and busmonitor.vhd.
- **encoder\_tb.vhd** The testbench modeling the CPU of the system. Translates the system model traces and environment variables set in *test\_rtl\_variables.sh* into slave interface register write operations. More specifically, the bench performs following operations:
  - Prints information about the current test case (e.g. encoding mode, picture size, input format)
  - o Defines byte base addresses for encoder input and output data
  - o Writes control words to hardware memory-mapped registers
  - Checks that control writing succeeded by reading all registers and comparing with written data
  - o Enables hardware and polls for an interrupt (or listens to interrupt line)
  - o Interprets reason for given interrupt by analyzing status bit and encoding
  - o If synchronous reset testing is enabled:
    - Generates extra synchronous reset during encoding of each picture
  - o Terminates the simulation if interrupt is not coming early enough (Timeout)
  - o Writes denali format recording of the slave register write operations
  - o Measures encoding performance in used clock cycles per macroblock
  - $_{\odot}$   $\,$  Calculates average performance for the whole test sequence

 Enables EASY\_hantro.vhd test bench file after proper interrupt (EASY will then perform result checking)

#### Input from scripts:

test\_env\_params.txt (all simulation and reporting related parameters)

# 2.4 AHB test environment scripts in top folder

All scripts required in simulation are found in *the 7280\_encoder/hardware/sims/top* folder. The scripts are following (in alphabetical order):

- **compile\_rtl.txt** Contains a list of the VHDL source codes in hierarchical order. This file is used by the simulation script to generate the compile script, and can also be used in synthesis script creation.
- **test\_rtl\_functions.sh** This file contains the functions that the main simulation script *test\_rtl.sh* calls. The included functions are described below. The script itself is commented as well.

TABLE 1. FUNCTIONS FOR THE RTL SIMULATION IN THE TEST\_RTL\_FUNCTIONS.SH

| Function name           | Description   |  |
|-------------------------|---|--|
| showInstructions        | Shows instructions if no arguments or invalid arguments     |  |
|                         | are given to test_rtl.sh.                                   |  |
| setCasesToRun           | Defines the list of test cases to be simulated based on the |  |
|                         | given command line argument.                                |  |
| validCase               | Checks that the defined test case is valid (case must be    |  |
|                         | found in testcase_list)                                     |  |
| parseArgs               | Parses the command line arguments.                          |  |
| autoContinue            | Function for requesting permission to continue from user    |  |
|                         | with a configurable time out.                               |  |
| createCompileScript     | Creates the compile script and sets commands for the        |  |
|                         | selected simulator and RTL language.                        |  |
| compileRTL              | Compiles the 7280 source codes if the current RTL files     |  |
|                         | have not already been compiled. Runs compileTB              |  |
|                         | function.   |  |
| compileTB               | Compiles the test environment.                              |  |
| VcsElab                 | Performs VCS elaboration                                    |  |
| randomizeVariable       | Function for randomizing a simulation parameter.            |  |
| randomizeSettings       | Randomizes the input parameters (if randomization           |  |
|                         | enabled), and checks the validity of the randomized         |  |
|                         | values against current test case requirements.              |  |
| writeConfigFiles        | Writes the simulation parameters to files                   |  |
|                         | (simulation_ctrl.txt and test_env_params.txt) that will be  |  |
|                         | read by the test benches.                                   |  |
| unzipTestData           | Extracts data from the test data zip.                       |  |
| setup2hex               | Converts simulation_ctrl.txt content to hexadecimal         |  |
|                         | format for verilog test bench                               |  |
| simRTL                  | Starts the simulator, runs a single test case, and writes   |  |
|                         | the simulation report to ./reports folder                   |  |
| reportCoverage          | Creates a HTML coverage report after all cases have been    |  |
|                         | simulated. VCS simulator only.                              |  |
| initPerformanceFile     | Initializes performance CSV file                            |  |
| setPerformanceVariables | Overrides given parameters with performance parameters      |  |

| simPerformance       | Measures encoding speed vs. increasing latencies and memory wait states by running the selected test case several times in a loop while changing timing parameters |  |  |
|----------------------|--|--|--|
| writePerformanceFile | Stores the performance results to a CSV file   |  |  |
| reportActivity       | Creates a logic activity report using Modelsim toggle coverage. Activity information can be used for estimating the hardware power consumption.                    |  |  |
| reportCSV            | Appends the current case test status to the CSV report file. Executed after each test case run.  |  |  |
| writeCSVfile         | Copies the final CSV report to target folder. Executed after all cases run.  |  |  |
| makeGraph            | Generates busload and performance graph pdf from simulated test case.  |  |  |
|                      |  |  |  |

• **test\_rtl.sh** The main script that must be executed when simulating the product. Calls the *test\_rtl\_functions.sh* and the *testcase\_list* files.

Usage: test\_rtl.sh [case\_nbr] [options], where

<code>[case\_nbr]</code> is the test case number, a test category, or a set of test cases in double quotes, e.g. "7 303 1014 2103",

#### [options]

'gui' opens the simulator in graphical user interface mode. Omitting "gui" runs the simulation in command-line mode.

Note: The script prints additional usage information to terminal window if executed without parameters.

Note: The script calls also two Hantro internal script files (test\_rtl\_functions\_internal.sh, test\_rtl\_exhaustive.sh) that are not releasable to customers. These files contain reference C-model interfacing, hardware configuration and additional test and measurement related functions. The lack of these files does not prevent the sanity testing of the product in any way.

TABLE 2. COMMAND LINE OPTIONS IN TEST\_RTL.SH

| Command line option          | Affected environment variable   | Purpose  |
|------------------------------|---------------------------------|--|
| -gui                         | N/A                             | Start simulator in GUI mode  |
| -clean                       | N/A                             | Force full RTL compilation, remove old libraries, test data folders and reference models                     |
| -nodata                      | WRITE_TESTDATA                  | Runs the simulation with the current, previously generated test data   |
| -rand <nbr></nbr>            | RANDOMIZE_ENV,<br>RANDOM_ROUNDS | Randomize all relevant settings for each testcase. If <nbr></nbr> br> is omitted, RANDOM_ROUNDS is set to 1. |
| -bus <bus></bus>             | BUS_IF                          | Select bus interface for design. Valid settings: ahb, axi, axiahb, axiapb, ocp.                              |
| -sim <simulator></simulator> | SIMULATOR                       | Select simulator to use. Valid settings:   |

<sup>&#</sup>x27;clear' Clears all libraries and compiles the design again.

<sup>&#</sup>x27;check' compiles white-box test structures. Hantro internal use only.

|                       |                     | vcs, vsim                                    |
|-----------------------|---------------------|--|
| -pics <nbr></nbr>     | PICTURES            | Amount of pictures to simulate per test      |
|                       |                     | case   |
| -first <nbr></nbr>    | FIRST_PICTURE       | First picture to start the simulation        |
|                       |                     | from. Only VHDL test bench supports          |
|                       |                     | frame skipping.                              |
| -lang                 | RTL_LANGUAGE,       | RTL and test bench language. Valid           |
| <language></language> | TB_LANGUAGE         | settings: vhdl, verilog                      |
| -cover <mode></mode>  | GET_COVERAGE,       | Enable coverage simulation. Valid            |
|                       | HW_COVERAGE_VERSION | settings: local, latest, <tagname></tagname> |
| -CSV                  | N/A                 | Enable CSV report writing to                 |
|                       |                     | \$REPORT_PATH/simulation folder. Local       |
|                       |                     | report is generated always                   |
| -check                | N/A                 | Compile white-box test structures            |
| -report_path          | REPORT_PATH         | Define report path                           |
| <path></path>         |                     |  |

- **test\_rtl\_variables.sh** The file containing all simulation settings and environment variables. The variables are commented well in the script file so they are not described here in detail. The settings are categorized into following groups:
  - o Simulator settings
  - Test data source settings
  - o Reference C-model settings (Hantro internal)
  - Compile-time configuration settings (Hantro internal)
  - Compilation settings
  - Constrained random test settings
  - Simulation settings
  - SDRAM settings
  - Bus environment settings
  - o Memory-mapped register settings not set by reference model
  - Simulation result reporting settings
  - Performance simulation settings
  - Activity measurement settings

# 3 Reporting

This chapter describes the reports created by the test environment.

### 3.1 Test status report

The test bench will print following test status messages at the end of a test case that indicate the success of the test run:

- teststatus : OK
  - Test case passed successfully
  - OK for VOPS 0-X, testdata end too early refers to case where test data tables are too small.

Following test status messages are used to report an error during test run:

- teststatus : FAILED
  - Test case failed, output data does not match reference data
  - Test case failed, register values after interrupt does not match reference data
- teststatus : TIMEOUT
  - o HW did not give picture ready interrupt in a limited time
- teststatus : INVALID
  - o Too much external memory was allocated
  - Test is executed only in FPGA environment

The transcripts from the simulation run are stored to ./reports folder and are labeled transcript\_{CASE}.rpt, where {CASE} stands for test case number. The reports folder may contain reports from older simulation runs.

Note: Assertions with severity "failure" are used for exiting the simulator even in OK cases. The severity print should not be interpreted as a failed test case, instead see the teststatus print.

Note: Simulator settings should be such that severity 'failure' ends simulation.

## 3.2 Simulation report

The test bench will always generate a MS excel compatible simulation report *CSVreport.tmp* in the running folder. If the \$REPORT\_CSV variable is set to "YES", the report will be copied to the folder defined by the \$CSV\_PATH variable.

#### 3.3 Coverage report

If the \$GET\_COVERAGE variable is set to "YES", the test bench will simulate the RTL with coverage measurement activated. Also, a coverage report will be created in vcs coverage reports folder.

Note: Coverage reporting is supported only with VCS simulator

### 3.4 Performance report

Simple performance results for the current run are always printed by the test bench. There is a separate 'used clock cycles per macroblock' print after encoding each picture (Picture n performance : xxxx cycles / MB), and one at the end of simulation that calculates the average performance for the whole sequence (Average performance : xxxx cycles / MB).

Furthermore, if the \$MEASURE\_PERFORMANCE variable is set to 1, the test bench will simulate the selected test case several times in a loop while changing the latency, bus width and memory waitstate parameters between runs. With the resulting CSV file, performance graphs such as the ones presented in the Hardware Integration Guide [1] can easily be created. The report is written to the location defined by the \$REPORTPATH variable.

The performance simulation loop values are set in the *simPerformance()* function in test rtl functions.sh.

### 3.5 Bus traffic report

The test bench will record all bus traffic issued by the encoder master interface when the \$ENABLE\_BUS\_TRAFFIC\_RECORDING variable is set to 1. When the traffic recording is enabled, the test bench will print burst distribution data at the end of the each encoded picture. This amount of bursts is given per picture and per macroblock. Also the total amount of transferred data per picture and the average amount of transferred data per macroblock is shown at the bottom of the report.

If the \$ENABLE\_BUS\_TRAFFIC\_RECORDING variable is set to 2 the test bench will also generate record file containing all encoder master transactions. The record file is generated to ./ bus\_access\_record\_<br/>bus>.csv in the running folder. The Excel-compatible traffic record shows the memory accesses the encoder issues and how they are distributed over time. The appearance of the report is a little bit different for AXI and AHB bus environments

#### 3.6 Activity report

If \$MEASURE\_ACTIVITY parameter is set to 1, the toggle coverage option of the Modelsim simulator will be used. The list of measured units is located in the test\_rtl\_functions.sh file, in the measure\_units variable set in reportActivity() function. The activity is printed out at the end of the simulation. These figures can be used for power analysis purposes.

# **4 Advanced Verification Methods**

This chapter presents the verification methods available for the stress testing of the product.

#### 4.1 Constrained Random Verification

One of the most efficient verification methods available, the constrained random verification is possible with the 7280 test environment. Random verification is enabled by setting the \$RANDOMIZE\_ENV variable to 1 in test\_rtl\_variables.sh file. Parameters will then be randomized with the bash \$RANDOM-function and constrained with the modulo operator (%) to a desired range. See test\_rtl\_functions.sh, function writeConfigFiles for details.

Each run will be different as all possible environment and bus configuration related parameters are changed at random.

Note: In order to gain maximal test coverage, randomizing should be enabled.

# **5 Reference Trace Files and Format**

In this chapter the trace files used in RTL simulation are presented. VHDL simulation uses the *.trc* files and Verilog simulation uses the *.hex* files. All trace files are generated with the reference C-models.

#### **5.1** Reference trace file overview

In Table 3 the list of the trace files in top-level HW simulation is presented. All .trc files have their hexadecimal counterparts for Verilog simulation.

TABLE 3. TRACE FILES USED IN HW SIMULATION

| Trace file name        | Used in encoding scheme          | Description  |
|------------------------|----------------------------------|--|
| swreg_params.trc       | H.264<br>MPEG-4<br>H.263<br>JPEG | Memory-mapped encoder register parameters for each picture   |
| cam_image.trc          | H.264<br>MPEG-4<br>H.263<br>JPEG | Encoder input picture in specified mode. This image is encoded.  |
| next_cam_image.trc     | STABILIZATION                    | Stabilization input picture in specified mode. This image is used to find correct stabilization vector for next encoded image. |
| jpeg_tables.trc        | JPEG                             | JPEG quantization tables.  |
| recon.trc              | H.264<br>MPEG-4<br>H.263         | Encoder reference image in raster scan order. This data will be used for checking the output results.                          |
| stream_data_hw_out.trc | H.264<br>MPEG-4<br>H.263<br>JPEG | Output stream. Encoded stream is compared to this data.  |
| nal_unit_size.trc      | H.264<br>H.263                   | Size of each NAL unit for H.264, or GOB in H.263.  |
| mb_control.trc         | MPEG-4                           | Macroblock control data. Required if software is performing entropy encoding.(video packet MPEG-4 stream)                      |
| rlc.trc                | MPEG-4                           | Run-length-coded data. Required if software is performing entropy encoding.  |

## 5.2 Reference trace file descriptions

The following paragraphs describe the contents of each trace file. For verilog test bench there is similar "trace".trc.hex for each trace, where is no comments, and all values are hexadecimal.

#### 5.2.1 swreg\_params.trc

SW register parameters trace contains the control parameters of the 7280 encoder. There is parameter value with comment per line in trace. If value may require more than 16 bits to be presented, it is divided in to two parts in same line.

```
vop=0 irq=0
XXXX
       interFavor
XXXX
       intra16Favor (H264)
XXXX
       prevModeFavor (H264)
XXXX
       diffMvPenalty
       lumWidth
XXXX
XXXX
       lumHeight
XXXX
       lumWidthSrc
       lumHeightSrc for TB
XXXX
       XFill
XXXX
       YFill
XXXX
       byteStream
xxxx
       roundControl (Mpeg4/H263)
XXXX
XXXX
       frameNum
       idrPicId
XXXX
       picInitQp
XXXX
XXXX
       apLum
       qpMax
XXXX
       qpMin
XXXX
       checkPointDist
XXXX
       hwOutMode
XXXX
XXXX
       streamType: 0=MPEG4, 1=H263, 3=H264
       frameType: 0=INTER, 1=INTRA
XXXX
       constIntraPred (H264)
XXXX
XXXX
       mbRowPerSlice (H264)
XXXX
       inputFormat
XXXX
       rotation
XXXX
       stabilization
XXXX
       pixelOffsetLum
       pixelOffsetChr
XXXX
       disableDeblockingFilterIdc (H264)
XXXX
       filterOffsetA (H264)
XXXX
       filterOffsetB (H264)
XXXX
       chromaQpOffset (H264)
XXXX
XXXX
       irqInterval
       DataBufferLimit
XXXX
       rateControlCheckpoint1
XXXX
       rateControlCheckpoint2
XXXX
       rateControlCheckpoint3
XXXX
       rateControlCheckpoint4
XXXX
       rateControlCheckpoint5
XXXX
       rateControlCheckpoint6
XXXX
       rateControlCheckpoint7
XXXX
XXXX
       rateControlCheckpoint8
XXXX
       rateControlCheckpoint9
XXXX
       rateControlCheckpoint10
XXXX
       rateControlCountError1
XXXX
       rateControlCountError2
       rateControlCountError3
XXXX
```

```
rateControlCountError4
XXXX
XXXX
       rateControlCountError5
XXXX
       rateControlCountError6
XXXX
       rateControlDeltaQP1
       rateControlDeltaQP2
XXXX
       rateControlDeltaQP3
XXXX
       rateControlDeltaQP4
XXXX
       rateControlDeltaQP5
XXXX
       rateControlDeltaQP6
XXXX
       rateControlDeltaQP7
XXXX
       NALSizeWriteOut
XXXX
       bufferStartOffset
XXXX
XXXX
       JPEGSliceEnable
       restartMarkerInterval
XXXX
       restartMarker
XXXX
XXXX
       MBRowGOB
XXXX
       GOBFrameID
       GOBHeaderEnable
XXXX
XXXX
       nonZeroCoeffCount
       HWS tream Data Count\\
XXXX
       MBQPSum
XXXX
XXXX
       picParameterSetId
XXXX
       vpSize
       vpMbBits
XXXX
XXXX
       hec
       moduloTimeBase
XXXX
       intraDcVlcThr
XXXX
XXXX
       vopFcodeForward
XXXX
       vopTimeInc
       vopTimeIncBits
XXXX
XX XX
       headerRemainderBits1
       headerRemainderBits2
XX XX
       interFavor
                                         vop=0 irq=0
XXXX
       intra16Favor (H264)
XXXX
       prevModeFavor (H264)
XXXX
       diffMvPenalty
XXXX
```

## 5.2.2 cam\_image.trc

cam\_image.trc describes the encoder input picture. The format of the trace depends on the input picture format, which can be either YCbYCr 4:2:2 or YCbCr 4:2:0 planar or semi-planar.

FIGURE 2. CAM\_IMAGE.TRC WHEN INPUT FORMAT IS YCBCR PLANAR 4:2:0

FIGURE 3. CAM IMAGE.TRC WHEN INPUT FORMAT IS YCBCR SEMI-PLANAR 4:2:0

FIGURE 4. CAM\_IMAGE.TRC WHEN INPUT FORMAT IS YCBYCR 4:2:2

FIGURE 5. CAM IMAGE.TRC WHEN INPUT FORMAT IS CBYCRY 4:2:2

### 5.2.3 next\_cam\_image.trc

next\_cam\_image.trc describes the encoder input picture. The format of the trace depends on the input picture format, which can be either YCbYCr 4:2:2 or YCbCr 4:2:0 planar or semi-planar. In case of YCbCr 4:2:0 trace does not include chrominance parts, since those are not used in counting stabilization vector. In 422 format trace format is identical with cam\_image.trc

FIGURE 6 . NEXT\_CAM\_IMAGE.TRC

#### 5.2.4 recon.trc

Reconstructed output data trace contains data for new reference picture.

### 5.2.5 stream\_data\_hw\_out.trc

In stream\_data\_hw\_out.trc is encoded stream byte by byte, 8 bytes per line.

```
Data 1 Data 0 VOP MB
(63:32) (31:0)
------
0 vop=0 mb=0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
...
0 vop=1 mb=0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
...
```

FIGURE 7. ENCODER STREAM DATA OUTPUT TRACE

### 5.2.6 rlc.trc

rlc.trc includes runs and values of each run length coded words. Each value describes the content of a 16-bit RLC word. At the start of each block there is a comment. The trace is used only when software is performing entropy encoding.

```
xxx xxxxx vop=0 mb=0
xxx xxxxx
...
xxx xxxxx
xxx xxxxx
vop=0 mb=1
...
```

### 5.2.7 mb\_control.trc

mb\_control.trc includes macroblock control data in 16 bit words. The trace is used only when software is performing entropy encoding.

```
32769 4119 vop=0 mb=0
4654 262
 61
     54
 62
     55
128 120
 0
    Ω
32769 3598 vop=0 mb=1
3849 1798
 57 107
 57 110
 128 115
 0
     0
```

FIGURE 8. MB\_CONTROL.TRC

# 5.2.8 nal\_unit\_size.trc

 $nal\_unit\_size.trc$  includes size of each NAL unit in bytes. If slice size equals picture size, these is only one value for each picture.

# References

[1] Hantro Products (2008). 7280 Hardware Integration Guide.