Computer Architecture

Lab 5 Report

Name:	Asudy Wang 王浚 哲	ID:	3180103011	Major:	Computer Science & Technology	
Course:	Computer Arc	hitecture	Place:	Room 301, Cao Guangbiao Building West Wing, Yuquan Campus		
Due Date:	2021-01-21	Groupmate:	Flaze He	Instructor:	Kai Bu	

Table of Contents

Table of Contents

Lab 5. Pipelined CPU resolving control hazard and supporting 31 MIPS instructions

§1 Purposes & Requirements

1.1 Experiment Purpose

1.2 Experiment Tasks

§2 Contents & Principles

2.1 31 MIPS instructions to be Supported

§3 Main Instruments & Materials

3.1 Experiment Instruments

3.2 Experiment Materials

§4 Experiment Procedure & Operations

4.1 Modify controller.v

4.2 Modify datapath.v

4.3 Verify the Design

§5 Results & Analysis

5.1 Function Verification

§6 Discussion & Experience

Appendix. mips_define.vh

Lab 5. Pipelined CPU resolving control hazard and supporting 31 MIPS instructions

§1 Purposes & Requirements

1.1 Experiment Purpose

- Understand 31 MIPS instructions.
- Understand why and when Control Hazards arise.
- Master the methods of resolving Control Hazards.
 - o Freeze or flush
 - o Predict-not-taken
 - o Predict-taken
 - o Delayed-branch

1.2 Experiment Tasks

- Extend your design to support all the 31 MIPS instructions in pipelined CPU.
- Implement the **predict-not-taken** scheme in your final pipelined CPU.
- Write the **verification program** yourself to test whether it can execute right in *both taken* and not-taken cases and to test all the 31 instructions.

§2 Contents & Principles

2.1 31 MIPS instructions to be Supported

The following chart shows the 31 instructions our CPU will support after the modification. The highlighted lines are instructions to be added to our existing design.

The Land	ZheJiang University MIPS Instructions							
Bit #	3126	2521	2016	1511	106	50	Operations	
R-type	op	rs	rt	rd	sa	func		
add		rs	rt	rd	00000	100000	rd = rs + rt; with overflow	PC+=4
addu		rs	rt	rd	00000	100001	rd = rs + rt; without overflow	PC+=4
sub		rs	rt	rd	00000	100010	rd = rs - rt; with overflow	PC+=4
subu		rs	rt	rd	00000	100011	rd = rs - rt; without overflow	PC+=4
and		rs	rt	rd	00000	100100	rd = rs & rt;	PC+=4
or		rs	rt	rd	00000	100101	rd = rs rt;	PC+=4
xor		rs	rt	rd	00000	100110	$rd = rs \wedge rt;$	PC+=4
nor		rs	rt	rd	00000	100111	$rd = \sim (rs \mid rt);$	PC+=4
slt	000000	rs	rt	rd	00000	101010	if(rs < rt)rd = 1; else $rd = 0$; <(signed)	PC+=4
sltu		rs	rt	rd	00000	101011	if(rs < rt)rd = 1; else $rd = 0$; <(unsigned)	PC+=4
sll		00000	rt	rd	sa	000000	rd = rt << sa;	PC+=4
srl		00000	rt	rd	sa	000010	rd = rt >> sa (logical);	PC+=4
sra		00000	rt	rd	sa	000011	rd = rt >> sa (arithmetic);	PC+=4
sllv		rs	rt	rd	00000	000100	rd = rt << rs;	PC+=4
srlv		rs	rt	rd	00000	000110	rd = rt >> rs (logical);	PC+=4
srav		rs	rt	rd	00000	000111	rd = rt >> rs(arithmetic);	PC+=4
jr		rs	00000	00000	00000	001000		PC=rs

ZheJiang University MIPS Instructions									
Bit #	3126	2521	2016	1511	1511 106 50 Op		Operations	erations	
I-type	op	rs	rt	immediate		e			
addi	001000	rs	rt	imm			rt = rs + (sign_extend)imm; with overflow	PC+=4	
addiu	001001	rs	rt	imm			rt = rs + (sign_extend)imm;without overflow	PC+=4	
andi	001100	rs	rt	imm			rt = rs & (zero_extend)imm;	PC+=4	
ori	001101	rs	rt	imm			rt = rs (zero_extend)imm;	PC+=4	
xori	001110	rs	rt	imm			rt = rs ^ (zero_extend)imm;	PC+=4	
lui	001111	00000	rt		imm		rt = imm << 16;	PC+=4	
lw	100011	rs	rt	imm			rt = memory[rs + (sign_extend)imm];	PC+=4	
sw	101011	rs	rt	imm			memory[rs + (sign_extend)imm] < rt;	PC+=4	
beq	000100	rs	rt	imm			if (rs == rt) PC+=4 + (sign_extend)imm <<2;	PC+=4	
bne	000101	rs	rt		imm		if (rs != rt) PC+=4 + (sign_extend)imm <<2;	PC+=4	
slti	001010	rs	rt		imm		if (rs < (sign_extend)imm) rt =1 else rt = 0; less than signed	PC+=4	
sltiu	001011	rs	rt		imm		if (rs < (zero_extend)imm) rt =1 else rt = 0; less than unsigned	PC+=4	
J-type	op	address							
j	000010	address					PC = (PC+4)[3128],address<<2		
jal	000011	address					PC = (PC+4)[3128],address<<2; \$31 = PC+4		

What we're supposed to do in this lab is to **decode** the 32 bit binary instructions and **control** the corresponding components to implement the target function.

§3 Main Instruments & Materials

3.1 Experiment Instruments

- 1. A Computer with ISE 14.7 Installed
- 2. SWORD Board

3.2 Experiment Materials

None.

§4 Experiment Procedure & Operations

4.1 Modify controller.v

To implement the extended instructions, firstly we need to **decode** the instruction binary and activate the corresponding *control signals* in the *controller* module. Add new instruction decoding code to the controller.

Note: The following code is only partial (added part) of the module.


```
9
                     wb\_wen = 1;
10
                      rs\_used = 1;
11
                      rt\_used = 1;
12
                 end
13
                 R_FUNC_SRLV: begin
14
                     exe_alu_oper = EXE_ALU_SR;
15
                     wb_addr_src = WB_ADDR_RD;
16
                     wb_data_src = WB_DATA_ALU;
17
                     wb\_wen = 1;
18
                      rs\_used = 1;
19
                      rt_used = 1;
20
                 end
21
                 R_FUNC_SRAV: begin
                     exe_alu_oper = EXE_ALU_SR;
22
23
                     exe_signed = 1;
24
                     wb_addr_src = WB_ADDR_RD;
25
                     wb_data_src = WB_DATA_ALU;
26
                     wb\_wen = 1;
27
                      rs\_used = 1;
28
                      rt\_used = 1;
29
                 end
30
                 R_FUNC_JR: begin
31
                     pc\_src = PC\_JR;
32
                      rs\_used = 1;
33
                 end
34
                 R_FUNC_ADDU: begin
35
                     exe_alu_oper = EXE_ALU_ADD;
36
                     wb_addr_src = WB_ADDR_RD;
37
                     wb_data_src = WB_DATA_ALU;
38
                     wb\_wen = 1;
39
                      rs\_used = 1;
40
                      rt_used = 1;
41
                 end
42
                 R_FUNC_SUBU: begin
43
                     exe_alu_oper = EXE_ALU_SUB;
44
                     wb_addr_src = WB_ADDR_RD;
45
                     wb_data_src = WB_DATA_ALU;
46
                     wb\_wen = 1;
47
                      rs\_used = 1;
48
                      rt_used = 1;
49
                 end
50
                 R_FUNC_SLT: begin
51
                     exe_alu_oper = EXE_ALU_SLT;
52
                     exe_signed = 1;
53
                     wb\_addr\_src = WB\_ADDR\_RD;
54
                     wb_data_src = WB_DATA_ALU;
55
                     wb\_wen = 1;
56
                      rs\_used = 1;
57
                      rt_used = 1;
                 end
58
                 R_FUNC_SLTU: begin
59
60
                      exe_alu_oper = EXE_ALU_SLT;
61
                     wb_addr_src = WB_ADDR_RD;
62
                     wb_data_src = WB_DATA_ALU;
63
                     wb\_wen = 1;
64
                      rs\_used = 1;
65
                      rt_used = 1;
66
                 end
```

```
67
 68
              endcase
 69
          end
 70
          // ...
 71
          INST_ADDIU: begin
 72
              imm_ext = 1;
 73
              exe_b_src = EXE_B_IMM;
 74
              exe_alu_oper = EXE_ALU_ADD;
 75
              wb_addr_src = WB_ADDR_RT;
 76
              wb_data_src = WB_DATA_ALU;
 77
              wb\_wen = 1;
 78
              rs\_used = 1;
 79
          end
          INST_SLTI: begin
 80
 81
              imm_ext = 1;
 82
              exe_b_src = EXE_B_IMM;
 83
              exe_alu_oper = EXE_ALU_SLT;
 84
              exe_signed = 1;
 85
              wb_addr_src = WB_ADDR_RT;
 86
              wb_data_src = WB_DATA_ALU;
 87
              wb\_wen = 1;
 88
              rs\_used = 1;
 89
          end
          INST_SLTIU: begin
 90
 91
              imm_ext = 1;
 92
              exe_b\_src = EXE\_B\_IMM;
 93
              exe_alu_oper = EXE_ALU_SLT;
 94
              wb_addr_src = WB_ADDR_RT;
 95
              wb_data_src = WB_DATA_ALU;
 96
              wb\_wen = 1;
 97
              rs\_used = 1;
 98
          end
          INST_XORI: begin
 99
100
              imm_ext = 0;
101
              exe_b\_src = EXE\_B\_IMM;
102
              exe_alu_oper = EXE_ALU_XOR;
103
              wb_addr_src = WB_ADDR_RT;
104
              wb_data_src = WB_DATA_ALU;
105
              wb\_wen = 1;
106
              rs\_used = 1;
107
          end
108
          INST_LUI: begin
109
              exe_b\_src = EXE\_B\_IMM;
110
              exe_alu_oper = EXE_ALU_LUI;
111
              wb_addr_src = WB_ADDR_RT;
112
              wb_data_src = WB_DATA_ALU;
113
              wb\_wen = 1;
114
          end
115
          // ...
116
     endcase
```

As you may have already noticed, a lot of new macros are used for our new instructions. Therefore new symbols should be added to file *mips_define.vh* as well. You may find the modified version of that file in the *Appendix* section of this report.

4.2 Modify datapath.v

Once the new instructions are decoded, **physical components and datapaths** are needed in order to realize the actual functionality. Thus new *wires and MUXs* need to be added to our datapath. The following figure shows a reference of the modification of the datapath.



1. In *IF* stage, the number of PC sources is extended to 4 so that [j], [ja1] and branch instructions can be supported.

```
always @(posedge clk) begin
1
 2
         if (if_rst) begin
 3
             inst_addr <= 0;</pre>
 4
         end
 5
         else if (if_en) begin
             case (pc_src_ctrl)
 6
                  PC_NEXT: inst_addr <= inst_addr_next;</pre>
 8
                  PC_JUMP: inst_addr <= {inst_addr_id[31:28],</pre>
    inst_data_id[25:0], 2'b0};
9
                  PC_JR: inst_addr <= data_rs_fwd;</pre>
                  PC_BRANCH: inst_addr <= inst_addr_next_id + {data_imm[29:0],</pre>
10
    2'b0};
11
              endcase
12
         end
13
    end
```

2. In **EXE** stage, an additional operation is added to support shift instructions

```
always @(*) begin

opa_exe = data_rs_exe;

opb_exe = data_rt_exe;

case (exe_a_src_exe)

EXE_A_RS: opa_exe = data_rs_exe;

EXE_A_SA: opa_exe = {27'b0, data_imm_exe[10:6]}; // Added
```

```
FXE_A_LINK: opa_exe = inst_addr_next_exe;
endcase
case (exe_b_src_exe)
EXE_B_RT: opb_exe = data_rt_exe;
EXE_B_IMM: opb_exe = data_imm_exe;
EXE_B_LINK: opb_exe = 32'h4;
endcase
end
```

3. Add a sign flag as the **ALU** input to specify a signed/unsigned operation of s1t or sr (shift right) instructions.

```
// File: alu.v
1
2
    module alu (
        input wire [31:0] a, b, // two operands
 3
        input wire sign, // signed/unsigned flag
 4
                                                        newly added
        input wire [3:0] oper, // operation type
 5
        output reg [31:0] result // calculation result
 6
 7
 8
        `include "mips_define.vh"
        always @(*) begin
9
            // ...
10
            case (oper)
11
12
                // ...
13
                EXE_ALU_SLT: begin
14
                    if (sign)
15
                         result = $signed(a) < $signed(b);
                     else
16
17
                         result = $unsigned(a) < $unsigned(b);</pre>
18
                end
19
                // ...
20
                EXE_ALU_SR: begin
                    if (sign)
21
22
                         result = signed(b) >>> a[4:0];
23
                     else
24
                         result = \sup(b) >> a[4:0];
25
                end
26
                // ...
27
            endcase
28
        end
29
    endmodule
```

And add a signal exe_signed_exe in the datapath to support those instructions.

4.3 Verify the Design

1. Use the program provided (inst_mem.hex) to verify the implementation of our *Pipelined CPU*. The code is provided in hexadecimal, which is very difficult for humans to understand. Converting it to something human-readable using a *disassembler* is a great idea.

However, since new instructions are added, our old Mr. disassembler doesn't recognize all of the coming instructions now. Some modifications are required to be carried out on our disassembler as well. The following screenshot shows our new friends to the disassembler:

```
0x8: "jr ${0:}", 0xC: "syscall", 0x3: "sra ${2:} ${1:} {3:}", \
0x4: "sllv ${2:} ${1:} ${0:}", 0x6: "srlv ${2:} ${1:} ${0:}", 0x7: "srav ${2:} ${1:} ${0:}"}
```

```
0x23: "lw ${1:} {2:}(${0:})",  0x2B: "sw ${1:} {2:}(${0:})",  0x8: "addi ${1:} ${0:} {2:}",  0x9: "addiu ${1:} ${0:} {2:}",  0xC: "andi ${1:} ${0:} 0x{2:04X}", 0xD: "ori ${1:} ${0:} 0x{2:04X}"  0xE: "xori ${1:} ${0:} 0x{2:04X}", 0xF: "lui ${1:} 0x{2:04X}", 0xA: "slti ${1:} ${0:} {2:}",  0xB: "sltiu ${1:} ${0:} {2:}", 0x4: "beq ${0:} ${1:} {2:}", 0x5: "bne ${0:} ${1:} {2:}", 0x2: "j {}", 0x3: "jal }"}
```

Eventually, the translated program (in MIPS) is as the following:

```
instruction > ASM inst_mem.asm
      lui $at 0x0000
      ori $a0 $at 0x0050
     jal 27
     addi $a1 $zero 4
     sw $v0 0($a0)
     lw $t1 0($a0)
     sub $t0 $t1 $a0
    addi $a1 $zero 3
 9 addi $a1 $a1 -1
 10 ori $t0 $a1 0xFFFF
 11 xori $t0 $t0 0x5555
 12 addi $t1 $zero -1
    andi $t2 $t1 0xFFFF
    or $a2 $t2 $t1
      xor $t0 $t2 $t1
      and $a3 $t2 $a2
      beq $a1 $zero 3
     00000000
      j 8
      00000000
      addi $a1 $zero -1
      sll $t0 $a1 15
      sll $t0 $t0 16
      sra $t0 $t0 16
      srl $t0 $t0 15
      j 25
      00000000
      add $t0 $zero $zero
 28
     lw $t1 0($a0)
     add $t0 $t0 $t1
      addi $a1 $a1 -1
     bne $a1 $zero -4
      addi $a0 $a0 4
      jr $ra
      sll $v0 $t0 0
```

2. Open the *ISE Project* and *Generate Programming File* of the top module, then upload the *.bit file* to the SWORD board to see whether our pipelined CPU works as desired.

§5 Results & Analysis

5.1 Function Verification

1. The hexadecimal file used to verify the design and its MIPS assembly comparison is show in the following figure:

```
instruction > 

inst_mem.hex
                                                  instruction > ASM inst mem.asm
      3C010000
                                                    1 lui $at 0x0000
     34240050
                                                    2 ori $a0 $at 0x0050
  3 0C00001B
                                                    3 jal 27
  4 20050004
                                                    4 addi $a1 $zero 4
  5 AC820000
                                                    5 sw $v0 0($a0)
  6 8C890000
                                                    6 lw $t1 0($a0)
    01244022
                                                        sub $t0 $t1 $a0
 8 20050003
                                                        addi $a1 $zero 3
                                                    9 addi $a1 $a1 -1
     20A5FFFF
                                                    10 ori $t0 $a1 0xFFFF
      34A8FFFF
      39085555
                                                        xori $t0 $t0 0x5555
      2009FFFF
                                                        addi $t1 $zero -1
      312AFFFF
                                                        andi $t2 $t1 0xFFFF
      01493025
                                                        or $a2 $t2 $t1
      01494026
                                                        xor $t0 $t2 $t1
      01463824
                                                        and $a3 $t2 $a2
      10A00003
                                                         beq $a1 $zero 3
     00000000
                                                        00000000
     08000008
                                                         j 8
                                                    20 00000000
     00000000
 20
      2005FFFF
                                                        addi $a1 $zero -1
                                                    22 sll $t0 $a1 15
     000543C0
                                                        sll $t0 $t0 16
     00084400
     00084403
                                                        sra $t0 $t0 16
      000843C2
                                                        srl $t0 $t0 15
      08000019
                                                        j 25
      00000000
                                                        00000000
 28 00004020
                                                        add $t0 $zero $zero
 29 8C890000
                                                    29 lw $t1 0($a0)
     01094020
                                                        add $t0 $t0 $t1
      20A5FFFF
                                                        addi $a1 $a1 -1
      14A0FFFC
                                                        bne $a1 $zero -4
                                                         addi $a0 $a0 4
      20840004
                                                         jr $ra
      03E00008
                                                        sll $v0 $t0 0
      00081000
```

- 2. The *Programming File* of the top module was **successfully generated and uploaded** to the SWORD board.
- 3. Turning on Sw[0] on board makes the CPU enter *single-step debug* mode, during which time the *bottom-left* BTN makes it step forward. All debug information is shown on the *VGA display* connected to the board.

You can *refer to the appended video clip* for the full execution progress of the above program.

- o All mentioned instructions are successfully executed.
- The control hazard is implemented as *predict-not-taken*.
- 4. According to our observation, the program was executed **as desired** on the SWORD board. **We concluded that our** *Pipelined CPU* **was working as expected.**

§6 Discussion & Experience

During this lab, I studied on the added instructions about how they're actually executed by the datapath, and thought carefully what MUXs and signals I should add to the existing controller. At the meantime, I reviewed the concept of control hazards, carrying out the predict-not-taken method to our pipelined CPU. Eventually 31 required instructions are all supported by our CPU while the resolving of control hazards reduced the unnecessary stalls during its execution.

This is the last lab assignment of *Computer Architecture*. At the beginning of this semester, I'm totally blank about a *pipelined CPU*. However, it's really amazing that at the end of the semester, I have a "DIY" pipelined CPU which supports stall, forwarding and 31 MIPS instructions with control hazards also resolved. This is really *WOW*.

Appendix. mips_define.vh

```
1 // PC sources
2
   localparam
3
       PC_NEXT = 0,
       PC_JUMP = 1,
4
5
       PC_JR = 2,
   // PC_BEQ
                = 4,
6
   // PC_BNE = 5;
7
8
      PC_BRANCH = 3;
9
10 // EXE A sources
11 localparam
12 EXE\_A\_RS = 0,
     EXE\_A\_SA = 1,
13
14
     EXE\_A\_LINK = 2;
15 // EXE_A_BRANCH = 3;
16
17 // EXE B sources
18 localparam
19
     EXE\_B\_RT = 0,
     EXE\_B\_IMM = 1,
20
21
      EXE\_B\_LINK = 2,
22
     EXE\_B\_BRANCH = 3;
23
24 // EXE ALU operations
25 localparam
       EXE\_ALU\_ADD = 0,
26
27
      EXE\_ALU\_SUB = 1,
       EXE\_ALU\_SLT = 2,
28
29
     EXE\_ALU\_LUI = 3,
30
     EXE\_ALU\_AND = 4,
31
     EXE\_ALU\_OR = 5,
32
     EXE\_ALU\_XOR = 6,
       EXE\_ALU\_NOR = 7,
33
34
       EXE\_ALU\_SL = 8,
35
       EXE\_ALU\_SR = 9;
36
37
   // WB address sources
38
   localparam
39
       WB\_ADDR\_RD = 0,
       WB\_ADDR\_RT = 1,
40
41
       WB_ADDR_LINK = 2;
42
43
   // WB data sources
44 localparam
       WB\_DATA\_ALU = 0,
45
46
       WB\_DATA\_MEM = 1;
47
   // variables
48
49
   localparam
       PC_RESET = 32'h0000_0000;
50
51
52
  // instructions
53
   localparam // bit 31:26 for instruction type
                 = 6'b000000, // bit 5:0 for function type
```

```
R_FUNC_SLL
 55
                         = 6'b000000,
 56
         R_FUNC_SRL
                         = 6'b000010,
                                      // including ROTR(set bit 21)
 57
                         = 6'b000011.
         R_FUNC_SRA
 58
         R_FUNC_SLLV
                         = 6'b000100,
 59
         R_FUNC_SRLV
                         = 6'b000110, // including ROTRV(set bit 6)
 60
                         = 6'b000111,
         R_FUNC_SRAV
 61
                         = 6'b001000,
         R_FUNC_JR
         //R_FUNC_JALR
 62
                           = 6'b001001.
 63
                          = 6'b001010,
         //R_FUNC_MOVZ
 64
         //R_FUNC_MOVN
                           = 6'b001011,
 65
         //R_FUNC_SYSCALL = 6'b001100,
 66
                         = 6'b100000,
         R_FUNC_ADD
 67
         R_FUNC_ADDU
                         = 6'b100001,
                         = 6'b100010,
 68
         R_FUNC_SUB
 69
         R_FUNC_SUBU
                         = 6'b100011,
                         = 6'b100100,
 70
         R_FUNC_AND
 71
         R_FUNC_OR
                         = 6'b100101,
 72
                         = 6'b100110,
         R_FUNC_XOR
 73
         R_FUNC_NOR
                         = 6'b100111,
 74
         R_FUNC_SLT
                         = 6'b101010,
 75
                         = 6'b101011,
         R_FUNC_SLTU
 76
                          = 6'b110000,
         //R_FUNC_TGE
 77
                          = 6'b110001,
         //R_FUNC_TGEU
 78
         //R_FUNC_TLT
                          = 6'b110010,
 79
         //R_FUNC_TLTU
                           = 6'b110011,
 80
         //R_FUNC_TEQ
                           = 6'b110100,
 81
         //R_FUNC_TNE
                          = 6'b110110,
 82
                          = 6'b000001, // bit 20:16 for function type
         //INST_I
 83
         //I_FUNC_BLTZ
                         = 5'b00000.
 84
         //I_FUNC_BGEZ
                           = 5'b00001,
 85
         //I_FUNC_TGEI
                          = 5'b01000,
 86
                           = 5'b01001,
         //I_FUNC_TGEIU
                          = 5'b01010,
 87
         //I_FUNC_TLTI
 88
                           = 5'b01011,
         //I_FUNC_TLTIU
 89
         //I_FUNC_TEQI
                           = 5'b01100,
 90
         //I_FUNC_TNEI
                           = 5'b01110,
 91
         //I_FUNC_BLTZAL
                           = 5'b10000,
 92
         //I_FUNC_BGEZAL = 5'b10001,
 93
                        = 6'b000010,
         INST_J
 94
         INST_JAL
                         = 6'b000011,
 95
                         = 6'b000100.
         INST_BEQ
 96
         INST_BNE
                         = 6'b000101,
 97
         //INST_BLEZ
                           = 6'b000110,
 98
         //INST_BGTZ
                           = 6'b000111,
 99
         INST_ADDI
                         = 6'b001000,
100
         INST_ADDIU
                         = 6'b001001,
101
         INST_SLTI
                         = 6'b001010,
102
         INST_SLTIU
                         = 6'b001011,
103
         INST_ANDI
                         = 6'b001100,
104
         INST_ORI
                         = 6'b001101.
105
         INST_XORI
                         = 6'b001110,
106
                         = 6'b001111,
         INST_LUI
                           = 6'b010000, // bit 24:21 for function type when bit
107
         //INST_CP0
     25 is not set, bit 5:0 for co type when bit 25 is set
108
         //CP_FUNC_MF
                          = 4'b0000,
109
                          = 4'b0100,
         //CP_FUNC_MT
110
         //CP0_CO_ERET
                           = 6'b011000,
111
         //INST_LB
                          = 6'b100000,
```

```
112
         //INST_LH = 6'b100001,
113
         INST_LW
                          = 6'b100011,
         //INST_LBU
114
                            = 6'b100100,
115
                          = 6'b100101,
         //INST_LHU
116
         //INST_SB
                           = 6'b101000,
117
                           = 6'b101001,
         //INST_SH
118
         INST_SW
                         = 6'b101011;
119
120
     // general registers
121
     localparam
122
         GPR\_ZERO = 0,
123
         GPR\_AT = 1,
124
         GPR_V0 = 2,
125
         GPR_V1 = 3,
126
         GPR\_A0 = 4,
127
         GPR\_A1 = 5,
128
         GPR\_A2 = 6,
129
         GPR\_A3 = 7,
130
         GPR_T0 = 8,
131
         GPR_T1 = 9,
132
         GPR_T2 = 10,
133
         GPR_T3 = 11,
134
         GPR_T4 = 12,
135
         GPR\_T5 = 13,
136
         GPR_T6 = 14
137
         GPR_T7 = 15,
138
         GPR_S0 = 16,
139
         GPR\_S1 = 17,
140
         GPR_S2 = 18,
141
         GPR_S3 = 19,
142
         GPR\_S4 = 20,
143
         GPR\_S5 = 21,
144
         GPR\_S6 = 22,
145
         GPR\_S7 = 23,
146
         GPR_T8 = 24,
147
         GPR_T9 = 25,
148
         GPR_K0 = 26,
149
         GPR_K1 = 27,
150
         GPR\_GP = 28,
151
         GPR\_SP = 29,
152
         GPR_FP = 30,
153
         GPR_RA = 31;
```