Computer Architecture

Lab 4 Report

Name:	Asudy Wang 王浚哲	Student ID:	3180103011	Major:	Computer Science & Technology
Course:	Computer Architecture		Place:	Room 301, Cao Guangbiao Building West Wing, Yuquan Campus	
Due Date:	2020-12-28	Groupmate:	Flaze He	Instructor:	Kai Bu

Table of Contents

Table of Contents

Lab 4. Pipelined CPU with Forwarding

- §1 Purposes & Requirements
 - 1.1 Experiment Purpose
 - 1.2 Experiment Tasks
- §2 Contents & Principles
 - 2.1 Data Hazard Stalls
 - 2.2 Datapath
 - 2.3 Controller
- §3 Main Instruments & Materials
 - 3.1 Experiment Instruments
 - 3.2 Experiment Materials
- §4 Experiment Procedure & Operations
 - 4.1 Modify datapath.v
 - 4.2 Modify controller.v
 - 4.3 Verify the Forwarding Design
- §5 Results & Analysis
 - 5.1 Function Verification
- §6 Discussion & Experience
- Appendix A. controller.v
- Appendix B. datapath.v

Lab 4. Pipelined CPU with Forwarding

§1 Purposes & Requirements

1.1 Experiment Purpose

- Understand the principles of **Pipelined CPU Bypass Unit**.
- Master the method of Pipelined Pipeline Forwarding Detection and Pipeline Forwards.
- Master the Condition In which Pipeline Forwards.
- Master the Condition In which Bypass Unit doesn't Work and the Pipeline stalls.
- Master methods of program verification of Pipelined CPU with forwarding.


1.2 Experiment Tasks

- Design the **Bypass Unit** in datapath of the 5-staged Pipelined CPU.
- Modify the CPU Controller
 - Conditions in which the pipeline forwards.
 - Conditions in which the pipeline Stalls.
- Verify the Pipelined CPU with program and observe the execution of the program.

§2 Contents & Principles


2.1 Data Hazard Stalls

• Data hazards happen mostly because that one instruction is reading a register which is NOT written back by the previous instruction yet. For example, in the following figure, the value of register \$1 is required by all instructions except the first one.




In this case, our pipeline will have to **stall** until the result of the first instruction is written back to register \$1 (if we don't have a design for forwarding).

• We can minimize *Data Hazard Stalls* by using *Forwarding*: transfer the needed (correct) data to other stages in the datapath even if the current instruction isn't finished. In most cases, the data hazard can be resolved by Forwarding (also called *bypassing*, or *short-circuiting*).




We can find that this time the pipeline isn't stalling.

• However, in some cases, data hazards can NOT be resolved by Forwarding and require pipeline stalls.



2.2 Datapath

The schematic of the modified datapath is shown in the following figure:



There're 3 parts to be added in order to implement pipeline forwarding:

- 1. rs data read from the register file (forwarded to ID stage).
- 2. rt data read from the register file (forwarded to ID stage).
- 3. Memory in/out forwarding.

2.3 Controller

To implement forwarding and make the additional components of the new datapath work as expected, some control signals need to be added to select the sources.

The relationship between control signals and MUXs is shown in the above figure as well.

§3 Main Instruments & Materials

3.1 Experiment Instruments

- 1. A Computer with ISE 14.7 Installed
- 2. SWORD Board

3.2 Experiment Materials

None.

§4 Experiment Procedure & Operations

4.1 Modify datapath.v

Add the 3 forwarding wires & MUXs to the datapath.

1. In **ID stage**, add rs and rt source selection:

```
reg [31:0] data_rs_fwd, data_rt_fwd;
2
 3
    always @(*) begin
 4
        data rs fwd = data rs;
 5
        data_rt_fwd = data_rt;
       case (fwd_a_ctrl)
 6
 7
            0: data rs fwd = data rs;
            1: data_rs_fwd = alu_out_exe;
 8
9
            2: data_rs_fwd = alu_out_mem;
            3: data rs fwd = mem din;
10
11
        endcase
12
       case (fwd_b_ctrl)
            0: data rt fwd = data rt;
13
            1: data_rt_fwd = alu_out_exe;
14
            2: data_rt_fwd = alu_out_mem;
15
16
            3: data_rt_fwd = mem_din;
        endcase
17
        rs_rt_equal = (data_rs_fwd == data_rt_fwd);
18
19
    end
```

2. In **MEM stage**, add memory source selection:

```
// MEM stage
 2
    always @(posedge clk) begin
 3
         if (mem_rst) begin
             mem valid <= 0;
 4
 5
             inst_addr_mem <= 0;</pre>
             inst data mem <= 0;
 6
 7
             regw addr mem <= 0;
              data_rt_mem <= 0;</pre>
 8
 9
              alu out mem <= 0;
10
             mem ren mem <= 0;
              mem_wen_mem <= 0;</pre>
11
             wb_data_src_mem <= 0;</pre>
12
              wb_wen_mem <= 0;
1.3
14
              fwd m mem \leq 0;
             is_load_mem <= 0;</pre>
15
16
         end
17
         else if (mem en) begin
18
              mem_valid <= exe_valid;</pre>
19
             inst_addr_mem <= inst_addr_exe;</pre>
              inst_data_mem <= inst_data_exe;</pre>
2.0
```

```
21
             regw addr mem <= regw addr exe;
22
             data_rt_mem <= data_rt_exe;</pre>
23
             alu out mem <= alu out exe;
24
             mem ren mem <= mem ren exe;
2.5
             mem_wen_mem <= mem_wen_exe;</pre>
26
             wb data src mem <= wb data src exe;
27
             wb_wen_mem <= wb_wen_exe;</pre>
             fwd m mem <= fwd m exe;</pre>
28
             is_load_mem <= is_load_exe;</pre>
29
30
         end
31
    end
32
33
    assign
34
        mem_ren = mem_ren_mem,
35
        mem_wen = mem_wen_mem,
        mem_addr = alu_out_mem,
36
37
        mem_dout = fwd_m_mem ? regw_data_wb : data_rt_mem; // Memory
    source selection
```

4.2 Modify controller.v

Add **Forwarding Control** to the pipeline control of the controller.

```
always @(*) begin
 2
        reg stall = 0;
 3
        fwd_a = 0;
        fwd b = 0;
 5
        fwd_m = 0;
        if (rs used && addr rs != 0) begin // check if rs needs to be
    forwarded
7
            if (regw_addr_exe == addr_rs && wb_wen_exe) begin
8
                if (is load exe)
9
                    reg_stall = 1;
                else
10
                     fwd_a = 1;
11
12
            end
13
            else if (regw_addr_mem == addr_rs && wb_wen_mem) begin
14
                if (is_load_mem)
15
                     fwd a = 3;
16
                else
17
                     fwd_a = 2;
18
            end
19
        end
20
        if (rt_used && addr_rt != 0) begin // check if rt needs to be
    forwarded
            if (regw_addr_exe == addr_rt && wb_wen_exe) begin
21
22
                if (is_load_exe) begin
23
                     if (is_store)
```

```
24
                           fwd m = 1;
25
                      else
26
                          reg stall = 1;
27
                  end
2.8
                  else
                      fwd b = 1;
29
30
             end
             else if (regw addr mem == addr rt && wb wen mem) begin
31
32
                  if (is_load_mem)
                      fwd_b = 3;
33
34
                  else
35
                      fwd b = 2;
36
             end
37
         end
38
    end
```

4.3 Verify the Forwarding Design

1. Use the program provided by the template (inst_mem.hex) to verify the implementation of our *Pipelined CPU*. The code is provided in hexadecimal, which is very difficult for humans to understand. Converting it to something human-readable using a disassembler is a great idea. The translated program (in MIPS) is as the following:


```
code > ASM inst_mem.asm
      and $at $zero $zero
      ori $a0 $at 80
      addi $a1 $zero 4
      jal 10
      sw $v0 0($a0)
      lw $t1 0($a0)
      sw $t1 4($a0)
      sub $t0 $t1 $a0
      j 8
      sll $zero $zero 0
      add $t0 $zero $zero
      lw $t1 0($a0)
      add $t0 $t0 $t1
      addi $a1 $a1 -1
      addi $a0 $a0 4
      slt $v1 $zero $a1
      bne $v1 $zero -6
      or $v0 $t0 $zero
     jr $ra
```

2. Open the *ISE Project* and *Generate Programming File* of the top module, then upload the *.bit file* to the SWORD board to see whether our pipelined CPU works as desired.

§5 Results & Analysis

5.1 Function Verification

1. The hexadecimal file used to verify the design and its MIPS assembly comparison is show in the following figure:



- 2. The *Programming File* of the top module was **successfully generated and uploaded** to the SWORD board.
- 3. Turning on <code>sw[0]</code> on board makes the CPU enter *single-step debug* mode, during which time the *bottom-left* <code>BTN</code> makes it step forward. All debug information is shown on the *VGA display* connected to the board.

You can refer to the *appended video clip* for the full execution progress of the above program.

- When executing instruction 2 (ori \$a0 \$at 80) without the forwarding components, the pipeline would stall since it reads \$at, which is the destination register of the previous instruction.
- After we added the forwarding support to the pipeline, however, the pipeline *didn't* stall while executing instruction ori \$a0 \$at 80. That means that our forwarding design worked.
- 4. According to our observation, the program was executed **as desired** on the SWORD board. **We concluded that our** *Pipelined CPU* **was working as expected.**

§6 Discussion & Experience

In this lab course, I reviewed the principles of *pipeline forwarding* and took it into practice. I successfully implemented the Pipeline Forwarding Detection & Control components under the help of online tutorials and the help of my friends.

Appendix A. controller.v

```
1
    `include "define.vh"
 2
    module controller (/*AUTOARG*/
 3
        input wire clk, // main clock
 4
        input wire rst, // synchronous reset
 5
        // debug
 6
        `ifdef DEBUG
        input wire debug_en, // debug enable
 8
 9
        input wire debug step, // debug step clock
10
        `endif
        // instruction decode
11
        input wire [31:0] inst, // instruction
12
13
        input wire rs rt equal, // whether data from RS and RT are equal
        input wire is load exe, // whether instruction in EXE stage is load
14
    instruction
15
        input wire [4:0] regw addr exe, // register write address from EXE
    stage
        input wire wb_wen_exe, // register write enable signal feedback from
16
        input wire is load mem, // whether instruction in MEM stage is load
17
    instruction
18
        input wire [4:0] regw_addr_mem, // register write address from MEM
        input wire wb wen mem, // register write enable signal feedback from
19
    MEM stage
        output reg [1:0] pc src, // how would PC change to next
20
        output reg imm ext, // whether using sign extended to immediate data
21
        output reg [1:0] exe_a_src, // data source of operand A for ALU
22
23
        output reg [1:0] exe_b_src, // data source of operand B for ALU
2.4
        output reg [3:0] exe alu oper, // ALU operation type
25
        output reg mem_ren, // memory read enable signal
        output reg mem wen, // memory write enable signal
26
27
        output reg [1:0] wb addr src, // address source to write data back
    to registers
        output reg wb_data_src, // data source of data being written back to
28
    registers
        output reg wb wen, // register write enable signal
29
        output reg [1:0] fwd_a, // forwarding selection for channel A
30
        output reg [1:0] fwd_b, // forwarding selection for channel B
31
        output reg fwd m, // forwarding selection for memory
32
33
        output reg is_load, // whether current instruction is load
    instruction
        output reg unrecognized, // whether current instruction can not be
34
    recognized
35
        // pipeline control
```

```
36
        output reg if rst, // stage reset signal
37
        output reg if en, // stage enable signal
        input wire if valid, // stage valid flag
38
39
        output reg id rst,
40
        output reg id_en,
        input wire id valid,
41
42
        output reg exe_rst,
43
        output reg exe en,
44
        input wire exe_valid,
45
        output reg mem_rst,
46
        output reg mem en,
47
        input wire mem_valid,
        output reg wb_rst,
48
49
        output reg wb_en,
50
        input wire wb_valid
51
        );
52
53
        `include "mips define.vh"
54
55
        // instruction decode
56
        reg rs used, rt used;
57
        reg is store;
58
59
        always @(*) begin
60
            pc src = PC NEXT;
61
            imm ext = 0;
            exe_a_src = EXE_A_RS;
62
63
            exe_b_src = EXE_B_RT;
            exe alu oper = EXE ALU ADD;
64
65
            mem_ren = 0;
66
            mem_wen = 0;
67
            wb addr src = WB ADDR RD;
68
            wb_data_src = WB_DATA_ALU;
69
            wb wen = 0;
70
            rs used = 0;
71
            rt_used = 0;
72
             is load = 0;
73
            is store = 0;
74
            unrecognized = 0;
75
            case (inst[31:26])
76
                 INST_R: begin
77
                     case (inst[5:0])
78
                         R_FUNC_JR: begin
79
                             pc_src = PC_JR;
80
                             rs_used = 1;
81
                         end
82
                         R FUNC ADD: begin
83
                             exe_alu_oper = EXE_ALU_ADD;
84
                             wb addr src = WB ADDR RD;
```

```
85
                               wb data src = WB DATA ALU;
 86
                               wb_wen = 1;
 87
                               rs_used = 1;
 88
                               rt used = 1;
 89
                          end
                          R FUNC SUB: begin
 90
 91
                               exe_alu_oper = EXE_ALU_SUB;
 92
                               wb addr src = WB ADDR RD;
 93
                               wb_data_src = WB_DATA_ALU;
 94
                               wb\_wen = 1;
 95
                               rs used = 1;
 96
                               rt_used = 1;
 97
                          end
 98
                          R_FUNC_AND: begin
 99
                               exe_alu_oper = EXE_ALU_AND;
100
                               wb_addr_src = WB_ADDR_RD;
101
                               wb_data_src = WB_DATA_ALU;
102
                               wb_wen = 1;
103
                               rs_used = 1;
                               rt_used = 1;
104
105
                          end
106
                          R FUNC OR: begin
107
                               exe_alu_oper = EXE_ALU_OR;
108
                               wb_addr_src = WB_ADDR_RD;
                               wb data src = WB DATA ALU;
109
110
                               wb_wen = 1;
111
                               rs_used = 1;
112
                               rt used = 1;
113
                          end
114
                          R_FUNC_SLT: begin
115
                               exe_alu_oper = EXE_ALU_SLT;
116
                               wb addr src = WB ADDR RD;
117
                               wb_data_src = WB_DATA_ALU;
118
                               wb_wen = 1;
119
                               rs\_used = 1;
120
                               rt_used = 1;
121
                          end
                          default: begin
122
123
                               unrecognized = 1;
124
                          end
125
                      endcase
126
                  end
127
                  INST_J: begin
128
                      pc_src = PC_JUMP;
129
                  end
130
                  INST_JAL: begin
131
                      pc_src = PC_JUMP;
                      exe_a_src = EXE_A_LINK;
132
133
                      exe b src = EXE B LINK;
```

```
134
                      exe alu oper = EXE ALU ADD;
135
                      wb_addr_src = WB_ADDR_LINK;
                      wb_data_src = WB_DATA_ALU;
136
137
                      wb wen = 1;
138
                  end
139
                  INST BEQ: begin
140
                      if (rs_rt_equal) begin
                          pc src = PC BRANCH;
141
142
                      end
143
                      imm_ext = 1;
144
                      rs used = 1;
145
                      rt_used = 1;
146
                  end
                  INST_BNE: begin
147
148
                      if (~rs_rt_equal) begin
149
                          pc_src = PC_BRANCH;
150
                      end
151
                      imm_ext = 1;
152
                      rs_used = 1;
153
                      rt_used = 1;
154
                  end
                  INST ADDI: begin
155
156
                      imm_ext = 1;
157
                      exe_b_src = EXE_B_IMM;
158
                      exe_alu_oper = EXE_ALU_ADD;
159
                      wb_addr_src = WB_ADDR_RT;
                      wb_data_src = WB_DATA_ALU;
160
161
                      wb_wen = 1;
162
                      rs used = 1;
163
                  end
164
                  INST_ANDI: begin
165
                      imm ext = 0;
166
                      exe_b_src = EXE_B_IMM;
167
                      exe_alu_oper = EXE_ALU_AND;
168
                      wb_addr_src = WB_ADDR_RT;
169
                      wb_data_src = WB_DATA_ALU;
170
                      wb_wen = 1;
171
                      rs\_used = 1;
172
                  end
173
                  INST_ORI: begin
174
                      imm_ext = 0;
175
                      exe b src = EXE B IMM;
176
                      exe_alu_oper = EXE_ALU_OR;
177
                      wb addr src = WB ADDR RT;
178
                      wb_data_src = WB_DATA_ALU;
179
                      wb_wen = 1;
180
                      rs_used = 1;
181
                  end
                  INST LW: begin
```

```
183
                      imm ext = 1;
184
                      exe b src = EXE B IMM;
185
                      exe_alu_oper = EXE_ALU_ADD;
186
                      mem ren = 1;
187
                      wb_addr_src = WB_ADDR_RT;
                      wb data src = WB DATA MEM;
188
189
                      wb_wen = 1;
                      is_load = 1;
190
191
                      rs_used = 1;
192
                  end
193
                  INST SW: begin
194
                      imm ext = 1;
195
                      exe_b_src = EXE_B_IMM;
196
                      exe_alu_oper = EXE_ALU_ADD;
197
                      mem_wen = 1;
198
                      is store = 1;
199
                      rs_used = 1;
200
                      rt used = 1;
201
                  end
202
                  default: begin
203
                      unrecognized = 1;
204
                  end
205
              endcase
206
         end
207
         // pipeline control
208
209
         reg reg_stall = 0;
210
         wire [4:0] addr_rs, addr_rt;
211
212
         assign
213
             addr_rs = inst[25:21],
214
              addr rt = inst[20:16];
215
216
         always @(*) begin
217
             reg stall = 0;
218
              fwd_a = 0;
              fwd b = 0;
219
220
              fwd m = 0;
221
              if (rs used && addr rs != 0) begin
                  if (regw_addr_exe == addr_rs && wb_wen_exe) begin
222
223
                      if (is_load_exe)
224
                          reg stall = 1;
225
                      else
226
                          fwd a = 1;
227
                  end
228
                  else if (regw_addr_mem == addr_rs && wb_wen_mem) begin
229
                      if (is_load_mem)
                          fwd_a = 3;
230
231
                      else
```

```
232
                           fwd a = 2;
233
                  end
234
              end
235
              if (rt used && addr rt != 0) begin
236
                  if (regw_addr_exe == addr_rt && wb_wen_exe) begin
237
                       if (is_load_exe) begin
238
                          if (is_store)
239
                               fwd m = 1;
240
                           else
241
                               reg_stall = 1;
242
                       end
243
                       else
244
                           fwd_b = 1;
245
                  end
246
                  else if (regw_addr_mem == addr_rt && wb_wen_mem) begin
247
                       if (is_load_mem)
248
                           fwd_b = 3;
249
                       else
250
                           fwd b = 2;
251
                  end
252
              end
253
          end
254
          `ifdef DEBUG
255
256
          reg debug step prev;
257
258
          always @(posedge clk) begin
259
              debug_step_prev <= debug_step;</pre>
260
          end
          `endif
261
262
263
          always @(*) begin
264
              if_rst = 0;
              if_en = 1;
265
266
              id rst = 0;
267
              id_en = 1;
              exe_rst = 0;
268
269
              exe_en = 1;
270
              mem rst = 0;
271
              mem_en = 1;
272
              wb_rst = 0;
273
              wb en = 1;
274
              if (rst) begin
                  if rst = 1;
275
276
                  id_rst = 1;
277
                  exe_rst = 1;
278
                  mem_rst = 1;
                  wb_rst = 1;
279
280
```

```
281
             `ifdef DEBUG
282
             // suspend and step execution
283
             else if ((debug_en) && ~(~debug_step_prev && debug_step)) begin
                if en = 0;
284
285
                id_en = 0;
                exe_en = 0;
286
287
                mem_en = 0;
                wb en = 0;
288
289
             end
             `endif
290
291
             // this stall indicate that ID is waiting for previous LW
     instruction, should insert one NOP between ID and EXE.
             else if (reg_stall) begin
292
293
                if_en = 0;
294
                id_en = 0;
                 exe_rst = 1;
295
296
             end
297
         end
298
299 endmodule
```

Appendix B. datapath.v

```
1
    `include "define.vh"
 2
 3
    module datapath (
        input wire clk, // main clock
 4
 5
        // debug
        `ifdef DEBUG
 6
        input wire [5:0] debug addr, // debug address
 7
        output wire [31:0] debug_data, // debug data
 8
 9
        `endif
10
        // control signals
        output reg [31:0] inst_data_id, // instruction
11
        output reg rs rt equal, // whether data from RS and RT are equal
12
13
        output reg is_load_exe, // whether instruction in EXE stage is load
    instruction
14
        output reg [4:0] regw_addr_exe, // register write address from EXE
15
        output reg wb wen exe, // register write enable signal feedback from
    EXE stage
        output reg is load mem, // whether instruction in MEM stage is load
16
    instruction
        output reg [4:0] regw_addr_mem, // register write address from MEM
17
        output reg wb wen mem, // register write enable signal feedback from
18
    MEM stage
        input wire [1:0] pc_src_ctrl, // how would PC change to next
19
        input wire imm ext ctrl, // whether using sign extended to immediate
20
    data
        input wire [1:0] exe_a_src_ctrl, // data source of operand A for ALU
21
22
        input wire [1:0] exe_b_src_ctrl, // data source of operand B for ALU
23
        input wire [3:0] exe alu oper ctrl, // ALU operation type
24
        input wire mem_ren_ctrl, // memory read enable signal
        input wire mem_wen_ctrl, // memory write enable signal
25
        input wire [1:0] wb addr src ctrl, // address source to write data
26
    back to registers
        input wire wb_data_src_ctrl, // data source of data being written
27
    back to registers
        input wire wb wen ctrl, // register write enable signal
28
        input wire [1:0] fwd_a_ctrl, // forwarding selection for channel A
29
        input wire [1:0] fwd_b_ctrl, // forwarding selection for channel B
30
31
        input wire fwd m ctrl, // forwarding selection for memory
32
        input wire is_load_ctrl, // whether current instruction is load
    instruction
33
        // IF signals
        input wire if_rst, // stage reset signal
34
        input wire if_en, // stage enable signal
35
```

```
36
        output reg if valid, // working flag
37
        output reg inst ren, // instruction read enable signal
38
        output reg [31:0] inst addr, // address of instruction needed
39
        input wire [31:0] inst data, // instruction fetched
40
        // ID signals
41
        input wire id rst,
42
        input wire id_en,
        output reg id valid,
43
44
        // EXE signals
45
        input wire exe_rst,
46
        input wire exe en,
47
        output reg exe valid,
        // MEM signals
48
49
        input wire mem rst,
50
        input wire mem en,
51
        output reg mem valid,
52
        output wire mem_ren, // memory read enable signal
53
        output wire mem wen, // memory write enable signal
        output wire [31:0] mem_addr, // address of memory
54
55
        output wire [31:0] mem_dout, // data writing to memory
56
        input wire [31:0] mem din, // data read from memory
        // WB signals
57
58
        input wire wb rst,
59
        input wire wb en,
        output reg wb valid
60
61
        );
62
63
        `include "mips define.vh"
64
65
        // control signals
66
        reg [1:0] exe_a_src_exe, exe_b_src_exe;
67
        reg [3:0] exe alu oper exe;
68
        reg mem_ren_exe, mem_ren_mem;
69
        reg mem wen exe, mem wen mem;
70
        reg wb_data_src_exe, wb_data_src_mem, wb_data_src_wb;
71
        reg fwd_m_exe, fwd_m_mem;
72
73
        // IF signals
74
        wire [31:0] inst addr next;
75
        // ID signals
76
77
        reg [31:0] inst addr id;
78
        reg [31:0] inst_addr_next_id;
79
        reg [4:0] regw addr id;
80
        wire [4:0] addr rs, addr rt, addr rd;
81
        reg [31:0] data_rs_fwd, data_rt_fwd;
        wire [31:0] data_rs, data_rt, data_imm;
82
83
84
        // EXE signals
```

```
85
          reg [31:0] inst addr exe;
 86
          reg [31:0] inst addr next exe;
 87
          reg [31:0] inst data exe;
 88
          reg [31:0] data rs exe, data rt exe, data imm exe;
 89
          reg [31:0] opa_exe, opb_exe;
          wire [31:0] alu out exe;
 90
 91
          // MEM signals
 92
 93
          reg [31:0] inst addr mem;
 94
          reg [31:0] inst_data_mem;
 95
          reg [31:0] data rt mem;
 96
          reg [31:0] alu out mem;
 97
          // WB signals
 98
 99
          reg wb wen wb;
100
          reg [31:0] alu out wb;
101
          reg [31:0] mem_din_wb;
102
          reg [4:0] regw addr wb;
103
          reg [31:0] regw data wb;
104
105
          // debug
          `ifdef DEBUG
106
107
          wire [31:0] debug_data_reg;
108
          reg [31:0] debug_data_signal;
109
110
          always @(posedge clk) begin
111
              case (debug addr[4:0])
112
                  0: debug data signal <= inst addr;</pre>
                  1: debug data signal <= inst data;
113
                  2: debug data signal <= inst addr id;
114
115
                  3: debug_data_signal <= inst_data_id;</pre>
116
                  4: debug data signal <= inst addr exe;
117
                  5: debug_data_signal <= inst_data_exe;</pre>
118
                  6: debug data signal <= inst addr mem;
119
                  7: debug data signal <= inst data mem;
120
                  8: debug_data_signal <= {27'b0, addr_rs};</pre>
                  9: debug data signal <= data rs;
121
122
                  10: debug_data_signal <= {27'b0, addr_rt};</pre>
                  11: debug data signal <= data rt;
123
                  12: debug data signal <= data imm;</pre>
124
125
                  13: debug_data_signal <= opa_exe;</pre>
126
                  14: debug data signal <= opb exe;
                  15: debug_data_signal <= alu_out_exe;</pre>
127
                  16: debug data signal <= 0;
128
129
                  17: debug data signal <= {16'b0, 2'b0, fwd a ctrl, 2'b0,
     fwd b ctrl, 7'b0, fwd m ctrl};
                  18: debug data signal <= {19'b0, inst ren, 7'b0, mem ren,
130
     3'b0, mem_wen};
131
                  19: debug data signal <= mem addr;</pre>
```

```
132
                   20: debug_data_signal <= mem_din;</pre>
133
                   21: debug data signal <= mem dout;
134
                   22: debug data signal <= {27'b0, regw addr wb};
135
                   23: debug data signal <= regw data wb;
136
                   default: debug_data_signal <= 32'hFFFF_FFFF;</pre>
137
              endcase
138
          end
139
140
          assign
141
              debug_data = debug_addr[5] ? debug_data_signal : debug_data_reg;
142
          `endif
143
          // IF stage
144
          assign
145
              inst_addr_next = inst_addr + 4;
146
147
148
          always @(*) begin
149
              if valid = ~if rst & if en;
150
              inst_ren = ~if_rst;
151
          end
152
153
          always @(posedge clk) begin
154
              if (if_rst) begin
155
                   inst addr <= 0;</pre>
156
              end
157
              else if (if_en) begin
158
                   case (pc_src_ctrl)
159
                       PC NEXT: inst addr <= inst addr next;
                       PC JUMP: inst addr <= {inst addr id[31:28],
160
      inst_data_id[25:0], 2'b0};
161
                       PC_JR: inst_addr <= data_rs_fwd;</pre>
162
                       PC BRANCH: inst addr <= inst addr next id +
      {data_imm[29:0], 2'b0};
163
                   endcase
164
              end
165
          end
166
167
          // ID stage
          always @(posedge clk) begin
168
169
              if (id_rst) begin
170
                   id_valid <= 0;</pre>
171
                   inst addr id <= 0;</pre>
                   inst_data_id <= 0;</pre>
172
                   inst addr next id <= 0;</pre>
173
174
              end
175
              else if (id_en) begin
                   id valid <= if valid;</pre>
176
                   inst_addr_id <= inst_addr;</pre>
177
178
                   inst data id <= inst data;</pre>
```

```
179
                  inst addr next id <= inst addr next;</pre>
180
              end
181
         end
182
183
         assign
              addr rs = inst data id[25:21],
184
185
              addr_rt = inst_data_id[20:16],
              addr rd = inst data id[15:11],
186
              data imm = imm ext ctrl ? {{16{inst data id[15]}}},
187
     inst_data_id[15:0]} : {16'b0, inst_data_id[15:0]};
188
189
         always @(*) begin
              regw_addr_id = inst_data_id[15:11];
190
              case (wb addr src ctrl)
191
192
                  WB ADDR RD: regw addr id = addr rd;
193
                  WB ADDR RT: regw addr id = addr rt;
194
                  WB_ADDR_LINK: regw_addr_id = GPR_RA;
195
              endcase
196
         end
197
         regfile REGFILE (
198
199
              .clk(clk),
200
              `ifdef DEBUG
201
              .debug_addr(debug_addr[4:0]),
              .debug data(debug data reg),
202
              `endif
203
              .addr_a(addr_rs),
204
205
              .data a(data rs),
2.06
              .addr b(addr rt),
207
              .data b(data rt),
208
              .en_w(wb_wen_wb),
209
              .addr w(regw addr wb),
210
              .data_w(regw_data_wb)
211
              );
212
213
         always @(*) begin
214
              data rs fwd = data rs;
215
              data_rt_fwd = data_rt;
216
              case (fwd a ctrl)
                  0: data_rs_fwd = data_rs;
217
                  1: data_rs_fwd = alu_out_exe;
218
219
                  2: data rs fwd = alu out mem;
                  3: data_rs_fwd = mem_din;
220
221
              endcase
222
              case (fwd b ctrl)
                  0: data_rt_fwd = data_rt;
223
                  1: data rt fwd = alu out exe;
224
                  2: data_rt_fwd = alu_out_mem;
225
226
                  3: data rt fwd = mem din;
```

```
227
               endcase
228
              rs_rt_equal = (data_rs_fwd == data_rt_fwd);
229
          end
230
231
          // EXE stage
          always @(posedge clk) begin
232
233
              if (exe_rst) begin
2.34
                   exe valid <= 0;
                   inst addr exe <= 0;</pre>
235
236
                   inst_data_exe <= 0;</pre>
237
                   inst addr next exe <= 0;</pre>
238
                   regw addr exe <= 0;
                   exe_a_src_exe <= 0;
239
                   exe b src exe <= 0;
240
241
                   data rs exe <= 0;
242
                   data rt exe <= 0;
243
                   data_imm_exe <= 0;</pre>
244
                   exe alu oper exe <= 0;
245
                   mem ren exe <= 0;
246
                   mem_wen_exe <= 0;</pre>
247
                   wb data src exe <= 0;
248
                   wb wen exe <= 0;
249
                   fwd m exe \leq 0;
250
                   is load exe <= 0;
251
              end
252
              else if (exe_en) begin
                   exe valid <= id valid;
253
254
                   inst addr exe <= inst addr id;</pre>
255
                   inst data exe <= inst data id;</pre>
256
                   inst addr next exe <= inst addr next id;</pre>
257
                   regw_addr_exe <= regw_addr_id;</pre>
258
                   exe a src exe <= exe a src ctrl;
259
                   exe_b_src_exe <= exe_b_src_ctrl;</pre>
260
                   data rs exe <= data rs fwd;
261
                   data rt exe <= data rt fwd;
262
                   data_imm_exe <= data_imm;</pre>
263
                   exe alu oper exe <= exe alu oper ctrl;
264
                   mem_ren_exe <= mem_ren_ctrl;</pre>
265
                   mem wen exe <= mem wen ctrl;
266
                   wb_data_src_exe <= wb_data_src_ctrl;</pre>
                   wb_wen_exe <= wb_wen_ctrl;</pre>
267
268
                   fwd m exe <= fwd m ctrl;</pre>
                   is_load_exe <= is_load_ctrl;</pre>
269
270
               end
271
          end
272
          always @(*) begin
273
274
              opa_exe = data_rs_exe;
275
              opb exe = data rt exe;
```

```
276
              case (exe a src exe)
277
                   EXE_A_RS: opa_exe = data_rs_exe;
                   EXE A LINK: opa exe = inst addr next exe;
278
279
              endcase
280
              case (exe_b_src_exe)
                   EXE B RT: opb exe = data rt exe;
281
282
                   EXE_B_IMM: opb_exe = data_imm_exe;
                   EXE B LINK: opb exe = 32'h4; // linked address is the next
283
     one of the delay slot
284
              endcase
285
          end
286
287
          alu ALU (
288
              .a(opa_exe),
289
               .b(opb_exe),
290
               .oper(exe_alu_oper_exe),
291
               .result(alu_out_exe)
292
              );
293
294
          // MEM stage
          always @(posedge clk) begin
295
296
               if (mem rst) begin
297
                   mem valid <= 0;</pre>
298
                   inst_addr_mem <= 0;</pre>
299
                   inst data mem <= 0;
300
                   regw addr mem <= 0;
                   data_rt_mem <= 0;</pre>
301
302
                   alu out mem <= 0;
303
                   mem ren mem <= 0;
304
                   mem wen mem <= 0;
305
                   wb_data_src_mem <= 0;</pre>
306
                   wb wen mem <= 0;
307
                   fwd_m_mem <= 0;</pre>
308
                   is load mem <= 0;
309
              end
310
              else if (mem_en) begin
                   mem valid <= exe valid;</pre>
311
312
                   inst_addr_mem <= inst_addr_exe;</pre>
313
                   inst data mem <= inst data exe;</pre>
                   regw_addr_mem <= regw_addr_exe;</pre>
314
315
                   data_rt_mem <= data_rt_exe;</pre>
316
                   alu out mem <= alu out exe;
317
                   mem_ren_mem <= mem_ren_exe;</pre>
318
                   mem wen mem <= mem wen exe;
319
                   wb_data_src_mem <= wb_data_src_exe;</pre>
320
                   wb_wen_mem <= wb_wen_exe;</pre>
321
                   fwd m mem <= fwd m exe;</pre>
                   is_load_mem <= is_load_exe;</pre>
322
323
              end
```

```
324
          end
325
326
          assign
327
             mem ren = mem ren mem,
328
              mem_wen = mem_wen_mem,
329
              mem addr = alu out mem,
              mem_dout = fwd_m_mem ? regw_data_wb : data_rt_mem;
330
331
332
          // WB stage
          always @(posedge clk) begin
333
334
              if (wb rst) begin
                  wb valid <= 0;
335
                  wb_wen_wb <= 0;
336
337
                  wb_data_src_wb <= 0;</pre>
                  regw_addr_wb <= 0;
338
                  alu out wb <= 0;
339
340
                  mem_din_wb <= 0;</pre>
341
              end
342
              else if (wb en) begin
                  wb_valid <= mem_valid;</pre>
343
344
                  wb wen wb <= wb wen mem;
                  wb_data_src_wb <= wb_data_src_mem;</pre>
345
346
                  regw_addr_wb <= regw_addr_mem;</pre>
347
                  alu_out_wb <= alu_out_mem;</pre>
348
                  mem din wb <= mem din;
349
              end
350
         end
351
352
         always @(*) begin
              regw_data_wb = alu_out_wb;
353
354
              case (wb_data_src_wb)
355
                  WB DATA ALU: regw data wb = alu out wb;
356
                  WB_DATA_MEM: regw_data_wb = mem_din_wb;
357
              endcase
358
          end
359
     endmodule
360
```