Computer Architecture

Lab 4 Report

| Name: | Asudy Wang 王浚哲 | Student ID: | 3180103011 | Major: | Computer Science & Technology |
|--------------|-----------------------|-------------|------------|-----------------------------------------------------------------|-------------------------------------|
| Course: | Computer Architecture | | Place: | Room 301, Cao Guangbiao Building West Wing, Yuquan Campus | |
| Due Date: | 2020-12-28 | Groupmate: | Flaze He | Instructor: | Kai Bu |

Table of Contents

Table of Contents

Lab 4. Pipelined CPU with Forwarding

- §1 Purposes & Requirements
 - 1.1 Experiment Purpose
 - 1.2 Experiment Tasks
- §2 Contents & Principles
 - 2.1 Data Hazard Stalls
 - 2.2 Datapath
 - 2.3 Controller
- §3 Main Instruments & Materials
 - 3.1 Experiment Instruments
 - 3.2 Experiment Materials
- §4 Experiment Procedure & Operations
 - 4.1 Modify datapath.v
 - 4.2 Modify controller.v
 - 4.3 Verify the Forwarding Design
- §5 Results & Analysis
 - 5.1 Function Verification
- §6 Discussion & Experience
- Appendix A. controller.v
- Appendix B. datapath.v

Lab 4. Pipelined CPU with Forwarding

§1 Purposes & Requirements

1.1 Experiment Purpose

- Understand the principles of Pipelined CPU Bypass Unit.
- Master the method of Pipelined Pipeline Forwarding Detection and Pipeline Forwards.
- Master the Condition In which Pipeline Forwards.
- Master the Condition In which Bypass Unit doesn't Work and the Pipeline **stalls**.
- Master methods of program verification of Pipelined CPU with forwarding.


1.2 Experiment Tasks

- Design the **Bypass Unit** in datapath of the 5-staged Pipelined CPU.
- Modify the CPU Controller
 - Conditions in which the pipeline forwards.
 - o Conditions in which the pipeline Stalls.
- Verify the Pipelined CPU with program and observe the execution of the program.

§2 Contents & Principles


2.1 Data Hazard Stalls

• Data hazards happen mostly because that one instruction is reading a register which is NOT written back by the previous instruction yet. For example, in the following figure, the value of register \$1 is required by all instructions except the first one.




In this case, our pipeline will have to **stall** until the result of the first instruction is written back to register [\$1] (if we don't have a design for forwarding).

• We can minimize *Data Hazard Stalls* by using **Forwarding**: transfer the needed (correct) data to other stages in the datapath even if the current instruction isn't finished. In most cases, the data hazard can be resolved by Forwarding (also called *bypassing*, or *short-circuiting*).




We can find that this time the pipeline isn't stalling.

• However, in some cases, data hazards can NOT be resolved by Forwarding and require pipeline stalls.



2.2 Datapath

The schematic of the modified datapath is shown in the following figure:



There're 3 parts to be added in order to implement pipeline forwarding:

- 1. rs data read from the register file (forwarded to ID stage).
- 2. rt data read from the register file (forwarded to ID stage).
- 3. Memory in/out forwarding.

2.3 Controller

To implement forwarding and make the additional components of the new datapath work as expected, some control signals need to be added to select the sources.

The relationship between control signals and MUXs is shown in the above figure as well.

§3 Main Instruments & Materials

3.1 Experiment Instruments

- 1. A Computer with ISE 14.7 Installed
- 2. SWORD Board

3.2 Experiment Materials

None.

§4 Experiment Procedure & Operations

4.1 Modify datapath.v

Add the 3 forwarding wires & MUXs to the datapath.

1. In **ID stage**, add rs and rt source selection:

```
1
    reg [31:0] data_rs_fwd, data_rt_fwd;
 2
 3
    always @(*) begin
 4
        data_rs_fwd = data_rs;
 5
        data_rt_fwd = data_rt;
        case (fwd_a_ctrl)
 6
 7
            0: data_rs_fwd = data_rs;
            1: data_rs_fwd = alu_out_exe;
 8
 9
            2: data_rs_fwd = alu_out_mem;
10
            3: data_rs_fwd = mem_din;
11
        endcase
        case (fwd_b_ctrl)
12
13
            0: data_rt_fwd = data_rt;
            1: data_rt_fwd = alu_out_exe;
14
15
            2: data_rt_fwd = alu_out_mem;
            3: data_rt_fwd = mem_din;
16
17
        rs_rt_equal = (data_rs_fwd == data_rt_fwd);
18
19
    end
```

2. In **MEM stage**, add memory source selection:

```
// MEM stage
     always @(posedge clk) begin
 2
 3
          if (mem_rst) begin
 4
              mem_valid <= 0;</pre>
 5
              inst_addr_mem <= 0;</pre>
 6
               inst_data_mem <= 0;</pre>
 7
               regw_addr_mem <= 0;</pre>
 8
               data_rt_mem <= 0;</pre>
 9
               alu_out_mem <= 0;</pre>
10
              mem_ren_mem <= 0;</pre>
11
              mem_wen_mem <= 0;</pre>
12
              wb_data_src_mem <= 0;</pre>
13
               wb_wen_mem <= 0;
               fwd_m_m = 0;
14
15
               is_load_mem <= 0;</pre>
16
          end
17
          else if (mem_en) begin
18
               mem_valid <= exe_valid;</pre>
19
               inst_addr_mem <= inst_addr_exe;</pre>
20
               inst_data_mem <= inst_data_exe;</pre>
21
               regw_addr_mem <= regw_addr_exe;</pre>
22
               data_rt_mem <= data_rt_exe;</pre>
23
               alu_out_mem <= alu_out_exe;</pre>
24
               mem_ren_mem <= mem_ren_exe;</pre>
25
               mem_wen_mem <= mem_wen_exe;</pre>
26
               wb_data_src_mem <= wb_data_src_exe;</pre>
27
               wb_wen_mem <= wb_wen_exe;</pre>
28
               fwd_m_mem <= fwd_m_exe;</pre>
29
               is_load_mem <= is_load_exe;</pre>
```

```
30
        end
31
    end
32
33
    assign
34
        mem_ren = mem_ren_mem,
35
        mem\_wen = mem\_wen\_mem,
36
        mem_addr = alu_out_mem,
37
        mem_dout = fwd_m_mem ? regw_data_wb : data_rt_mem; // Memory source
    selection
```

4.2 Modify controller.v

Add **Forwarding Control** to the pipeline control of the controller.

```
1
    always @(*) begin
 2
        reg_stall = 0;
 3
        fwd_a = 0;
 4
        fwd_b = 0;
 5
        fwd_m = 0;
 6
        if (rs_used && addr_rs != 0) begin
 7
             if (regw_addr_exe == addr_rs && wb_wen_exe) begin
 8
                 if (is_load_exe)
 9
                     reg_stall = 1;
10
                 else
11
                     fwd_a = 1;
12
             end
13
             else if (regw_addr_mem == addr_rs && wb_wen_mem) begin
14
                 if (is_load_mem)
                     fwd_a = 3;
15
16
                 else
17
                     fwd_a = 2;
18
             end
19
        end
20
        if (rt_used && addr_rt != 0) begin
21
             if (regw_addr_exe == addr_rt && wb_wen_exe) begin
22
                 if (is_load_exe) begin
23
                     if (is_store)
24
                          fwd_m = 1;
25
                     else
26
                          reg_stall = 1;
27
                 end
28
                 else
29
                     fwd_b = 1;
30
             else if (regw_addr_mem == addr_rt && wb_wen_mem) begin
31
32
                 if (is_load_mem)
                     fwd_b = 3;
33
34
                 else
35
                     fwd_b = 2;
36
             end
37
        end
38
    end
```

4.3 Verify the Forwarding Design

1. Use the program provided by the template (inst_mem.hex) to verify the implementation of our *Pipelined CPU*. The code is provided in hexadecimal, which is very difficult for humans to understand. Converting it to something human-readable using a disassembler is a great idea. The translated program (in MIPS) is as the following:

```
code > ASM inst_mem.asm
     and $at $zero $zero
    ori $a0 $at 80
    addi $a1 $zero 4
    jal 10
    sw $v0 0($a0)
    lw $t1 0($a0)
    sw $t1 4($a0)
 8 sub $t0 $t1 $a0
 9 j 8
 10 sll $zero $zero 0
 11 add $t0 $zero $zero
 12 lw $t1 0($a0)
    add $t0 $t0 $t1
    addi $a1 $a1 -1
    addi $a0 $a0 4
     slt $v1 $zero $a1
     bne $v1 $zero -6
     or $v0 $t0 $zero
    jr $ra
```

2. Open the *ISE Project* and *Generate Programming File* of the top module, then upload the *.bit file* to the SWORD board to see whether our pipelined CPU works as desired.

§5 Results & Analysis

5.1 Function Verification

1. The hexadecimal file used to verify the design and its MIPS assembly comparison is show in the following figure:

```
≡ inst_mem.h ♀ □ □ ···
                                 <sup>ASM</sup> inst_mem.asm ×
code > ≡ inst_mem.hex
                                 code > ASM inst_mem.asm
  1 00000824
                                   1 and $at $zero $zero
                                   2 ori $a0 $at 80
    34240050
    0C00000A
                                   3 jal 10
    20050004
                                   4 addi $a1 $zero 4
     AC820000
                                       sw $v0 0($a0)
     8C890000
                                       lw $t1 0($a0)
     AC890004
                                       sw $t1 4($a0)
     01244022
                                       sub $t0 $t1 $a0
     08000008
                                       j 8
                                      sll $zero $zero 0
     00000000
     00004020
                                       add $t0 $zero $zero
     8C890000
                                       lw $t1 0($a0)
     01094020
                                     add $t0 $t0 $t1
    20A5FFFF
                                  14 addi $a1 $a1 -1
                                  15 slt $v1 $zero $a1
     0005182A
     1460FFFB
                                  16 bne $v1 $zero -5
      20840004
                                      addi $a0 $a0 4
     03E00008
                                  18 jr $ra
 19 01001025
                                  19 or $v0 $t0 $zero
```

- 2. The *Programming File* of the top module was **successfully generated and uploaded** to the SWORD board.
- 3. Turning on Sw[0] on board makes the CPU enter *single-step debug* mode, during which time the *bottom-left* BTN makes it step forward. All debug information is shown on the *VGA display* connected to the board.

You can refer to the *appended video clip* for the full execution progress of the above program.

- When executing instruction 2 (ori \$a0 \$at 80) without the forwarding components, the pipeline would stall since it reads \$at, which is the destination register of the previous instruction.
- After we added the forwarding support to the pipeline, however, the pipeline didn't stall while executing instruction ori \$a0 \$at 80. That means that our forwarding design worked.
- 4. According to our observation, the program was executed **as desired** on the SWORD board. **We concluded that our** *Pipelined CPU* **was working as expected.**

§6 Discussion & Experience

In this lab course, I understood the principles of *pipeline forwarding* and took it into practice. I successfully implemented the Pipeline Forwarding Detection & Control components under the help of online tutorials and the help of my friends.

Appendix A. controller.v

```
`include "define.vh"
1
2
    module controller (/*AUTOARG*/
3
4
        input wire clk, // main clock
 5
        input wire rst, // synchronous reset
        // debug
 6
 7
        `ifdef DEBUG
 8
        input wire debug_en, // debug enable
9
        input wire debug_step, // debug step clock
        `endif
10
11
        // instruction decode
        input wire [31:0] inst, // instruction
12
        input wire rs_rt_equal, // whether data from RS and RT are equal
13
        input wire is_load_exe, // whether instruction in EXE stage is load
14
    instruction
        input wire [4:0] regw_addr_exe, // register write address from EXE
15
        input wire wb_wen_exe, // register write enable signal feedback from
16
    EXE stage
17
        input wire is_load_mem, // whether instruction in MEM stage is load
    instruction
18
        input wire [4:0] regw_addr_mem, // register write address from MEM
    stage
        input wire wb_wen_mem, // register write enable signal feedback from
19
    MEM stage
        output reg [1:0] pc_src, // how would PC change to next
20
21
        output reg imm_ext, // whether using sign extended to immediate data
22
        output reg [1:0] exe_a_src, // data source of operand A for ALU
23
        output reg [1:0] exe_b_src, // data source of operand B for ALU
24
        output reg [3:0] exe_alu_oper, // ALU operation type
        output reg mem_ren, // memory read enable signal
25
26
        output reg mem_wen, // memory write enable signal
        output reg [1:0] wb_addr_src, // address source to write data back to
27
    registers
28
        output reg wb_data_src, // data source of data being written back to
    registers
29
        output reg wb_wen, // register write enable signal
30
        output reg [1:0] fwd_a, // forwarding selection for channel A
        output reg [1:0] fwd_b, // forwarding selection for channel B
31
        output reg fwd_m, // forwarding selection for memory
32
33
        output reg is_load, // whether current instruction is load instruction
34
        output reg unrecognized, // whether current instruction can not be
    recognized
35
        // pipeline control
36
        output reg if_rst, // stage reset signal
        output reg if_en, // stage enable signal
37
38
        input wire if_valid, // stage valid flag
        output reg id_rst,
39
40
        output reg id_en,
41
        input wire id_valid,
42
        output reg exe_rst,
43
        output reg exe_en,
44
        input wire exe_valid,
45
        output reg mem_rst,
```

```
46
          output reg mem_en,
 47
          input wire mem_valid,
 48
          output reg wb_rst,
 49
          output reg wb_en,
 50
          input wire wb_valid
 51
          );
 52
 53
          `include "mips_define.vh"
 54
 55
          // instruction decode
 56
          reg rs_used, rt_used;
 57
          reg is_store;
 58
 59
          always @(*) begin
 60
              pc\_src = PC\_NEXT;
 61
              imm_ext = 0;
 62
              exe_a_src = EXE_A_RS;
 63
              exe\_b\_src = EXE\_B\_RT;
 64
              exe_alu_oper = EXE_ALU_ADD;
 65
              mem\_ren = 0;
 66
              mem\_wen = 0;
 67
              wb_addr_src = WB_ADDR_RD;
 68
              wb_data_src = WB_DATA_ALU;
 69
              wb\_wen = 0;
 70
              rs\_used = 0;
              rt\_used = 0;
 71
 72
              is_1oad = 0;
 73
              is_store = 0;
 74
              unrecognized = 0;
 75
              case (inst[31:26])
 76
                  INST_R: begin
 77
                       case (inst[5:0])
 78
                           R_FUNC_JR: begin
 79
                               pc\_src = PC\_JR;
                               rs\_used = 1;
 80
 81
                           end
 82
                           R_FUNC_ADD: begin
 83
                               exe_alu_oper = EXE_ALU_ADD;
 84
                               wb\_addr\_src = WB\_ADDR\_RD;
 85
                               wb_data_src = WB_DATA_ALU;
 86
                               wb\_wen = 1;
 87
                               rs\_used = 1;
 88
                               rt\_used = 1;
 89
                           end
 90
                           R_FUNC_SUB: begin
 91
                               exe_alu_oper = EXE_ALU_SUB;
 92
                               wb_addr_src = WB_ADDR_RD;
 93
                               wb_data_src = WB_DATA_ALU;
 94
                               wb\_wen = 1;
 95
                               rs\_used = 1;
 96
                               rt\_used = 1;
 97
                           end
 98
                           R_FUNC_AND: begin
 99
                               exe_alu_oper = EXE_ALU_AND;
100
                               wb\_addr\_src = WB\_ADDR\_RD;
101
                               wb_data_src = WB_DATA_ALU;
102
                               wb\_wen = 1;
103
                               rs\_used = 1;
```

```
104
                               rt\_used = 1;
105
                           end
106
                           R_FUNC_OR: begin
107
                               exe_alu_oper = EXE_ALU_OR;
108
                               wb_addr_src = WB_ADDR_RD;
109
                               wb_data_src = WB_DATA_ALU;
110
                               wb\_wen = 1;
111
                               rs\_used = 1;
112
                               rt\_used = 1;
113
                           end
114
                           R_FUNC_SLT: begin
115
                               exe_alu_oper = EXE_ALU_SLT;
116
                               wb_addr_src = WB_ADDR_RD;
117
                               wb_data_src = WB_DATA_ALU;
118
                               wb\_wen = 1;
119
                               rs\_used = 1;
120
                               rt_used = 1;
121
                          end
122
                          default: begin
123
                               unrecognized = 1;
124
                           end
125
                      endcase
126
                  end
127
                  INST_J: begin
128
                      pc\_src = PC\_JUMP;
129
                  end
130
                  INST_JAL: begin
131
                      pc\_src = PC\_JUMP;
132
                      exe_a_src = EXE_A_LINK;
133
                      exe_b_src = EXE_B_LINK;
134
                      exe_alu_oper = EXE_ALU_ADD;
135
                      wb_addr_src = WB_ADDR_LINK;
136
                      wb_data_src = WB_DATA_ALU;
137
                      wb\_wen = 1;
138
                  end
139
                  INST_BEQ: begin
140
                      if (rs_rt_equal) begin
141
                          pc_src = PC_BRANCH;
142
                      end
143
                      imm_ext = 1;
144
                      rs\_used = 1;
145
                      rt\_used = 1;
146
                  end
147
                  INST_BNE: begin
148
                      if (~rs_rt_equal) begin
                          pc_src = PC_BRANCH;
149
150
                      end
151
                      imm_ext = 1;
152
                      rs\_used = 1;
153
                      rt\_used = 1;
154
                  end
155
                  INST_ADDI: begin
156
                      imm_ext = 1;
                      exe_b_src = EXE_B_IMM;
157
158
                      exe_alu_oper = EXE_ALU_ADD;
159
                      wb_addr_src = WB_ADDR_RT;
160
                      wb_data_src = WB_DATA_ALU;
161
                      wb\_wen = 1;
```

```
162
                       rs\_used = 1;
163
                  end
164
                  INST_ANDI: begin
165
                      imm_ext = 0;
166
                      exe_b_src = EXE_B_IMM;
167
                      exe_alu\_oper = EXE\_ALU\_AND;
168
                      wb_addr_src = WB_ADDR_RT;
169
                      wb_data_src = WB_DATA_ALU;
170
                      wb\_wen = 1;
171
                       rs\_used = 1;
172
                  end
173
                  INST_ORI: begin
174
                      imm_ext = 0;
175
                      exe_b_src = EXE_B_IMM;
176
                      exe_alu_oper = EXE_ALU_OR;
177
                      wb_addr_src = WB_ADDR_RT;
178
                      wb_data_src = WB_DATA_ALU;
179
                      wb\_wen = 1;
180
                       rs_used = 1;
181
                  end
                  INST_LW: begin
182
183
                      imm_ext = 1;
                      exe\_b\_src = EXE\_B\_IMM;
184
185
                      exe_alu_oper = EXE_ALU_ADD;
186
                      mem\_ren = 1;
187
                      wb_addr_src = WB_ADDR_RT;
                      wb_data_src = WB_DATA_MEM;
188
189
                      wb\_wen = 1;
190
                      is_1oad = 1;
191
                       rs\_used = 1;
192
                  end
193
                  INST_SW: begin
194
                      imm_ext = 1;
195
                      exe\_b\_src = EXE\_B\_IMM;
196
                      exe_alu_oper = EXE_ALU_ADD;
197
                      mem\_wen = 1;
198
                      is_store = 1;
199
                       rs\_used = 1;
200
                       rt_used = 1;
201
                  end
202
                  default: begin
203
                       unrecognized = 1;
204
                  end
205
              endcase
206
          end
207
208
          // pipeline control
209
          reg reg_stall = 0;
210
          wire [4:0] addr_rs, addr_rt;
211
212
          assign
213
              addr_rs = inst[25:21],
              addr_rt = inst[20:16];
214
215
216
          always @(*) begin
217
              reg_stall = 0;
218
              fwd_a = 0;
              fwd_b = 0;
219
```

```
220
              fwd_m = 0;
221
              if (rs_used && addr_rs != 0) begin
222
                  if (regw_addr_exe == addr_rs && wb_wen_exe) begin
223
                      if (is_load_exe)
224
                           reg_stall = 1;
225
                      else
226
                           fwd_a = 1;
227
                  end
228
                  else if (regw_addr_mem == addr_rs && wb_wen_mem) begin
229
                      if (is_load_mem)
                           fwd_a = 3;
230
231
                      else
232
                           fwd_a = 2;
233
                  end
234
              end
235
              if (rt_used && addr_rt != 0) begin
236
                  if (regw_addr_exe == addr_rt && wb_wen_exe) begin
237
                      if (is_load_exe) begin
238
                          if (is_store)
239
                               fwd_m = 1;
240
                           else
241
                               reg_stall = 1;
242
                      end
243
                      else
244
                           fwd_b = 1;
245
                  end
246
                  else if (regw_addr_mem == addr_rt && wb_wen_mem) begin
247
                      if (is_load_mem)
248
                          fwd_b = 3;
249
                      else
250
                           fwd_b = 2;
251
                  end
252
              end
253
         end
254
          `ifdef DEBUG
255
256
         reg debug_step_prev;
257
258
         always @(posedge clk) begin
259
              debug_step_prev <= debug_step;</pre>
260
         end
          `endif
261
262
         always @(*) begin
263
264
              if_rst = 0;
265
              if_en = 1;
266
              id_rst = 0;
267
              id_en = 1;
268
              exe_rst = 0;
269
              exe_en = 1;
270
              mem_rst = 0;
271
              mem_en = 1;
272
              wb_rst = 0;
273
              wb_en = 1;
274
              if (rst) begin
275
                  if_rst = 1;
276
                  id_rst = 1;
277
                  exe_rst = 1;
```

```
278
                 mem\_rst = 1;
279
                 wb\_rst = 1;
280
             end
281
             `ifdef DEBUG
             // suspend and step execution
282
283
             else if ((debug_en) && ~(~debug_step_prev && debug_step)) begin
                 if_en = 0;
284
285
                 id_en = 0;
286
                 exe_en = 0;
287
                 mem_en = 0;
                 wb_en = 0;
288
289
             end
290
              `endif
             // this stall indicate that ID is waiting for previous LW
291
     instruction, should insert one NOP between ID and EXE.
             else if (reg_stall) begin
292
293
                 if_en = 0;
294
                 id_en = 0;
295
                 exe_rst = 1;
296
             end
297
         end
298
299
    endmodule
```

Appendix B. datapath.v

```
`include "define.vh"
1
2
3
    module datapath (
        input wire clk, // main clock
4
5
        // debug
        `ifdef DEBUG
 6
 7
        input wire [5:0] debug_addr, // debug address
8
        output wire [31:0] debug_data, // debug data
9
        `endif
10
        // control signals
11
        output reg [31:0] inst_data_id, // instruction
        output reg rs_rt_equal, // whether data from RS and RT are equal
12
        output reg is_load_exe, // whether instruction in EXE stage is load
13
    instruction
        output reg [4:0] regw_addr_exe, // register write address from EXE
14
    stage
15
        output reg wb_wen_exe, // register write enable signal feedback from
    EXE stage
        output reg is_load_mem, // whether instruction in MEM stage is load
16
    instruction
17
        output reg [4:0] regw_addr_mem, // register write address from MEM
18
        output reg wb_wen_mem, // register write enable signal feedback from
    MEM stage
19
        input wire [1:0] pc_src_ctrl, // how would PC change to next
        input wire imm_ext_ctrl, // whether using sign extended to immediate
20
21
        input wire [1:0] exe_a_src_ctrl, // data source of operand A for ALU
22
        input wire [1:0] exe_b_src_ctrl, // data source of operand B for ALU
23
        input wire [3:0] exe_alu_oper_ctrl, // ALU operation type
        input wire mem_ren_ctrl, // memory read enable signal
24
25
        input wire mem_wen_ctrl, // memory write enable signal
        input wire [1:0] wb_addr_src_ctrl, // address source to write data
26
    back to registers
        input wire wb_data_src_ctrl, // data source of data being written back
27
    to registers
        input wire wb_wen_ctrl, // register write enable signal
28
29
        input wire [1:0] fwd_a_ctrl, // forwarding selection for channel A
        input wire [1:0] fwd_b_ctrl, // forwarding selection for channel B
30
        input wire fwd_m_ctrl, // forwarding selection for memory
31
        input wire is_load_ctrl, // whether current instruction is load
32
    instruction
33
        // IF signals
        input wire if_rst, // stage reset signal
34
35
        input wire if_en, // stage enable signal
        output reg if_valid, // working flag
36
37
        output reg inst_ren, // instruction read enable signal
        output reg [31:0] inst_addr, // address of instruction needed
38
        input wire [31:0] inst_data, // instruction fetched
39
40
        // ID signals
41
        input wire id_rst,
42
        input wire id_en,
        output reg id_valid,
43
44
        // EXE signals
```

```
45
         input wire exe_rst,
 46
         input wire exe_en,
 47
         output reg exe_valid,
 48
         // MEM signals
 49
         input wire mem_rst,
 50
         input wire mem_en,
 51
         output reg mem_valid,
 52
         output wire mem_ren, // memory read enable signal
 53
         output wire mem_wen, // memory write enable signal
 54
         output wire [31:0] mem_addr, // address of memory
         output wire [31:0] mem_dout, // data writing to memory
 55
 56
         input wire [31:0] mem_din, // data read from memory
 57
         // WB signals
 58
         input wire wb_rst,
 59
         input wire wb_en,
         output reg wb_valid
 60
 61
         );
 62
          `include "mips_define.vh"
 63
 64
 65
         // control signals
 66
         reg [1:0] exe_a_src_exe, exe_b_src_exe;
 67
         reg [3:0] exe_alu_oper_exe;
 68
         reg mem_ren_exe, mem_ren_mem;
 69
         reg mem_wen_exe, mem_wen_mem;
 70
         reg wb_data_src_exe, wb_data_src_mem, wb_data_src_wb;
 71
         reg fwd_m_exe, fwd_m_mem;
 72
 73
         // IF signals
 74
         wire [31:0] inst_addr_next;
 75
 76
         // ID signals
 77
         reg [31:0] inst_addr_id;
 78
         reg [31:0] inst_addr_next_id;
 79
         reg [4:0] regw_addr_id;
 80
         wire [4:0] addr_rs, addr_rt, addr_rd;
 81
         reg [31:0] data_rs_fwd, data_rt_fwd;
         wire [31:0] data_rs, data_rt, data_imm;
 82
 83
 84
         // EXE signals
 85
         reg [31:0] inst_addr_exe;
 86
         reg [31:0] inst_addr_next_exe;
 87
         reg [31:0] inst_data_exe;
 88
         reg [31:0] data_rs_exe, data_rt_exe, data_imm_exe;
 89
         reg [31:0] opa_exe, opb_exe;
 90
         wire [31:0] alu_out_exe;
 91
 92
         // MEM signals
 93
         reg [31:0] inst_addr_mem;
         reg [31:0] inst_data_mem;
 94
 95
         reg [31:0] data_rt_mem;
 96
         reg [31:0] alu_out_mem;
 97
 98
         // WB signals
 99
         reg wb_wen_wb;
100
         reg [31:0] alu_out_wb;
101
         reg [31:0] mem_din_wb;
102
         reg [4:0] regw_addr_wb;
```

```
103
          reg [31:0] regw_data_wb;
104
          // debug
105
106
          `ifdef DEBUG
107
          wire [31:0] debug_data_reg;
108
          reg [31:0] debug_data_signal;
109
110
          always @(posedge clk) begin
              case (debug_addr[4:0])
111
112
                   0: debug_data_signal <= inst_addr;</pre>
113
                   1: debug_data_signal <= inst_data;
114
                   2: debug_data_signal <= inst_addr_id;</pre>
115
                   3: debug_data_signal <= inst_data_id;</pre>
                   4: debug_data_signal <= inst_addr_exe;
116
117
                   5: debug_data_signal <= inst_data_exe;</pre>
                   6: debug_data_signal <= inst_addr_mem;</pre>
118
                   7: debug_data_signal <= inst_data_mem;</pre>
119
120
                   8: debug_data_signal <= {27'b0, addr_rs};</pre>
                   9: debug_data_signal <= data_rs;</pre>
121
122
                   10: debug_data_signal <= {27'b0, addr_rt};</pre>
                   11: debug_data_signal <= data_rt;</pre>
123
                   12: debug_data_signal <= data_imm;</pre>
124
125
                   13: debug_data_signal <= opa_exe;</pre>
126
                   14: debug_data_signal <= opb_exe;</pre>
127
                   15: debug_data_signal <= alu_out_exe;</pre>
128
                   16: debug_data_signal <= 0;</pre>
                   17: debug_data_signal <= {16'b0, 2'b0, fwd_a_ctrl, 2'b0,
129
      fwd_b_ctrl, 7'b0, fwd_m_ctrl};
130
                   18: debug_data_signal <= {19'b0, inst_ren, 7'b0, mem_ren, 3'b0,
     mem_wen};
131
                   19: debug_data_signal <= mem_addr;</pre>
132
                   20: debug_data_signal <= mem_din;</pre>
133
                   21: debug_data_signal <= mem_dout;</pre>
134
                   22: debug_data_signal <= {27'b0, regw_addr_wb};</pre>
135
                   23: debug_data_signal <= regw_data_wb;</pre>
136
                   default: debug_data_signal <= 32'hffff_fff;</pre>
137
               endcase
138
          end
139
140
          assign
               debug_data = debug_addr[5] ? debug_data_signal : debug_data_reg;
141
142
          `endif
143
          // IF stage
144
145
          assign
146
              inst_addr_next = inst_addr + 4;
147
148
          always @(*) begin
              if_valid = ~if_rst & if_en;
149
150
               inst_ren = ~if_rst;
151
          end
152
153
          always @(posedge clk) begin
              if (if_rst) begin
154
                   inst_addr <= 0;</pre>
155
156
              end
157
               else if (if_en) begin
158
                   case (pc_src_ctrl)
```

```
159
                       PC_NEXT: inst_addr <= inst_addr_next;</pre>
160
                       PC_JUMP: inst_addr <= {inst_addr_id[31:28],</pre>
      inst_data_id[25:0], 2'b0};
161
                       PC_JR: inst_addr <= data_rs_fwd;</pre>
162
                       PC_BRANCH: inst_addr <= inst_addr_next_id +
      {data_imm[29:0], 2'b0};
163
                   endcase
164
              end
165
          end
166
167
          // ID stage
          always @(posedge clk) begin
168
169
              if (id_rst) begin
                   id_valid <= 0;
170
171
                   inst_addr_id <= 0;</pre>
                   inst_data_id <= 0;</pre>
172
173
                   inst_addr_next_id <= 0;</pre>
174
              end
              else if (id_en) begin
175
176
                   id_valid <= if_valid;</pre>
                   inst_addr_id <= inst_addr;</pre>
177
                   inst_data_id <= inst_data;</pre>
178
179
                   inst_addr_next_id <= inst_addr_next;</pre>
180
              end
181
          end
182
183
          assign
184
              addr_rs = inst_data_id[25:21],
185
              addr_rt = inst_data_id[20:16],
186
              addr_rd = inst_data_id[15:11],
187
              data_imm = imm_ext_ctrl ? {{16{inst_data_id[15]}}},
      inst_data_id[15:0]} : {16'b0, inst_data_id[15:0]};
188
189
          always @(*) begin
              regw_addr_id = inst_data_id[15:11];
190
191
              case (wb_addr_src_ctrl)
                   WB_ADDR_RD: regw_addr_id = addr_rd;
192
193
                   WB_ADDR_RT: regw_addr_id = addr_rt;
194
                   WB_ADDR_LINK: regw_addr_id = GPR_RA;
195
              endcase
196
          end
197
198
          regfile REGFILE (
199
               .clk(clk),
200
               `ifdef DEBUG
               .debug_addr(debug_addr[4:0]),
201
202
               .debug_data(debug_data_reg),
203
               `endif
204
               .addr_a(addr_rs),
205
               .data_a(data_rs),
206
               .addr_b(addr_rt),
207
               .data_b(data_rt),
208
               .en_w(wb_wen_wb),
209
               .addr_w(regw_addr_wb),
210
               .data_w(regw_data_wb)
211
              );
212
213
          always @(*) begin
```

```
214
               data_rs_fwd = data_rs;
215
               data_rt_fwd = data_rt;
               case (fwd_a_ctrl)
216
217
                    0: data_rs_fwd = data_rs;
218
                    1: data_rs_fwd = alu_out_exe;
219
                    2: data_rs_fwd = alu_out_mem;
220
                    3: data_rs_fwd = mem_din;
221
               endcase
222
               case (fwd_b_ctrl)
223
                    0: data_rt_fwd = data_rt;
                    1: data_rt_fwd = alu_out_exe;
224
225
                    2: data_rt_fwd = alu_out_mem;
226
                    3: data_rt_fwd = mem_din;
227
               endcase
228
               rs_rt_equal = (data_rs_fwd == data_rt_fwd);
229
          end
230
231
          // EXE stage
          always @(posedge clk) begin
232
233
               if (exe_rst) begin
234
                    exe_valid <= 0;
235
                    inst_addr_exe <= 0;</pre>
236
                    inst_data_exe <= 0;</pre>
237
                    inst_addr_next_exe <= 0;</pre>
238
                    regw_addr_exe <= 0;</pre>
239
                    exe_a_src_exe <= 0;
240
                    exe_b_src_exe <= 0;
241
                    data_rs_exe <= 0;</pre>
242
                    data_rt_exe <= 0;</pre>
243
                    data_imm_exe <= 0;</pre>
244
                    exe_alu_oper_exe <= 0;</pre>
245
                    mem_ren_exe <= 0;</pre>
246
                    mem_wen_exe <= 0;</pre>
247
                    wb_data_src_exe <= 0;</pre>
248
                    wb_wen_exe <= 0;
249
                    fwd_m_exe <= 0;
250
                    is_load_exe <= 0;</pre>
251
               end
252
               else if (exe_en) begin
253
                    exe_valid <= id_valid;</pre>
254
                    inst_addr_exe <= inst_addr_id;</pre>
255
                    inst_data_exe <= inst_data_id;</pre>
256
                    inst_addr_next_exe <= inst_addr_next_id;</pre>
257
                    regw_addr_exe <= regw_addr_id;</pre>
258
                    exe_a_src_exe <= exe_a_src_ctrl;</pre>
259
                    exe_b_src_exe <= exe_b_src_ctrl;</pre>
260
                    data_rs_exe <= data_rs_fwd;</pre>
261
                    data_rt_exe <= data_rt_fwd;</pre>
262
                    data_imm_exe <= data_imm;</pre>
263
                    exe_alu_oper_exe <= exe_alu_oper_ctrl;</pre>
264
                    mem_ren_exe <= mem_ren_ctrl;</pre>
265
                    mem_wen_exe <= mem_wen_ctrl;</pre>
266
                    wb_data_src_exe <= wb_data_src_ctrl;</pre>
267
                    wb_wen_exe <= wb_wen_ctrl;</pre>
268
                    fwd_m_exe <= fwd_m_ctrl;</pre>
269
                    is_load_exe <= is_load_ctrl;</pre>
270
               end
271
          end
```

```
272
273
          always @(*) begin
274
               opa_exe = data_rs_exe;
275
               opb_exe = data_rt_exe;
276
               case (exe_a_src_exe)
                   EXE_A_RS: opa_exe = data_rs_exe;
277
278
                   EXE_A_LINK: opa_exe = inst_addr_next_exe;
279
               endcase
280
              case (exe_b_src_exe)
281
                   EXE_B_RT: opb_exe = data_rt_exe;
282
                   EXE_B_IMM: opb_exe = data_imm_exe;
283
                   EXE_B_LINK: opb_exe = 32'h4; // linked address is the next one
     of the delay slot
284
              endcase
285
          end
286
287
          alu ALU (
288
               .a(opa_exe),
289
               .b(opb_exe),
290
               .oper(exe_alu_oper_exe),
291
               .result(alu_out_exe)
292
               );
293
294
          // MEM stage
295
          always @(posedge clk) begin
296
              if (mem_rst) begin
297
                   mem_valid <= 0;</pre>
                   inst_addr_mem <= 0;</pre>
298
299
                   inst_data_mem <= 0;</pre>
300
                   regw_addr_mem <= 0;</pre>
301
                   data_rt_mem <= 0;</pre>
302
                   alu_out_mem <= 0;</pre>
303
                   mem_ren_mem <= 0;</pre>
304
                   mem_wen_mem <= 0;</pre>
305
                   wb_data_src_mem <= 0;</pre>
306
                   wb_wen_mem <= 0;
307
                   fwd_m_m = 0;
308
                   is_load_mem <= 0;</pre>
309
              end
310
               else if (mem_en) begin
                   mem_valid <= exe_valid;</pre>
311
312
                   inst_addr_mem <= inst_addr_exe;</pre>
313
                   inst_data_mem <= inst_data_exe;</pre>
314
                   regw_addr_mem <= regw_addr_exe;</pre>
315
                   data_rt_mem <= data_rt_exe;</pre>
316
                   alu_out_mem <= alu_out_exe;</pre>
317
                   mem_ren_mem <= mem_ren_exe;</pre>
318
                   mem_wen_mem <= mem_wen_exe;</pre>
319
                   wb_data_src_mem <= wb_data_src_exe;</pre>
320
                   wb_wen_mem <= wb_wen_exe;</pre>
                   fwd_m_mem <= fwd_m_exe;</pre>
321
322
                   is_load_mem <= is_load_exe;</pre>
323
               end
324
          end
325
326
          assign
327
               mem_ren = mem_ren_mem,
328
               mem_wen = mem_wen_mem,
```

```
329
              mem\_addr = alu\_out\_mem,
330
              mem_dout = fwd_m_mem ? regw_data_wb : data_rt_mem;
331
          // WB stage
332
333
          always @(posedge clk) begin
334
              if (wb_rst) begin
335
                   wb_valid <= 0;
336
                   wb_wen_wb <= 0;
337
                   wb_data_src_wb <= 0;</pre>
338
                   regw_addr_wb <= 0;</pre>
339
                   alu_out_wb <= 0;</pre>
340
                   mem_din_wb <= 0;</pre>
341
              end
342
              else if (wb_en) begin
343
                   wb_valid <= mem_valid;</pre>
344
                   wb_wen_wb <= wb_wen_mem;</pre>
345
                   wb_data_src_wb <= wb_data_src_mem;</pre>
346
                   regw_addr_wb <= regw_addr_mem;</pre>
347
                   alu_out_wb <= alu_out_mem;</pre>
348
                   mem_din_wb <= mem_din;</pre>
349
               end
350
          end
351
352
          always @(*) begin
353
               regw_data_wb = alu_out_wb;
354
               case (wb_data_src_wb)
355
                   WB_DATA_ALU: regw_data_wb = alu_out_wb;
356
                   WB_DATA_MEM: regw_data_wb = mem_din_wb;
357
               endcase
358
          end
359
360
     endmodule
```