




CARD EDGE CONNECTOR

Total 240 pins
Card edge pin 142-240 is connected to 170-268 on chip pad
FSCV chip don't have connection from chip pad 142 to 189



MICROCONTROLLER




The upper limit for C4 is 1.1 nF when using current TI tools.


TI recommends connecting a combination of a 10-μF plus a 100-nF low-ESR ceramic decoupling capacitor to each AVCC and DVCC pin.

4-Wire JTAG Communication is used


3.3V Generation : For the MCU and IOExpander





+/-5V Generation : for the electronic switches



Low noise Linear Voltage regulator
Maximum output current of 300mA
output accuracy of 0.5% typical




+/-1.65V Generation : VDD and VSS for the chip




Uses the regulated -5V for generating -1.65V

Power Jack




IO Expander for MCU

INT, RESET, SDA and SCL requires pull-up resistors to VCC
Each device has programmable 16bits
Uses I2C protocol for writing to and reading from registers in the device
A0 and A1 can be connected to VCC or GND for configuring address of the device








Device address configured as 1110100 (A0 = A1 = 0)



Device address configured as 1110110 (A0 = 0, A1 = 1)


Title			NYU Nano Electronics Lab FSCV Motherboard Design V2	
Size	Document Number			Rev
A3	1			V1
Date:	Tuesday, March 12, 2024	Sheet	2	of 4



TMUX6234 Details



Output ranges from VDD to VSS
Bidirectional Operation
EN pin is active low
0.1 pF to 10 pF at the VDD and VSS pins to ground for an improved supply noise immunity
Low crosstalk of <105dB between channels
Bandwidth of 130MHz
Channel on leakage current of 10pA

2VRPS and TVRPS





NYU Nano Electronics Lab FSCV Motherboard Design V2			
Size A2	Document Number 1	Rev V1	
Date:	Saturday, March 05, 2004	Sheet 3	of 4

CURRENT GENERATION AND MEASUREMENT



PSEUDO RESISTOR



INDIVIDUAL TRANSISTORS

Shorting blocks are used to make connections
Added connections to three individual transistors SPFET_2, SPFET_1 and SNFET_5



SPFET_1_VS

SNFET_1_VD



SPFET_2_VS

SNFET_2_VD



SNFET_5_VS

SNFET_3_VD

SNFET_4_VD

SNFET_5_VD

SPFET_1_VD

SPFET_2_VD

VD

VD2

SPFET_1_VB

SPFET_2_VB

SNFET_5_VB

SNFET_SHARED_VB

VB

Title		
NYU Nano Electronics Lab FSCV Motherboard Design V2		
Size	Document Number	Rev
A3	1	V1
Date:	Saturday, March 09, 2024	Sheet 4 of 4

ERROR: undefined
length
OFFENDING COMMAND: board

STACK: