Skip to content
This repository contains my digital design projects. The projects are in System Verilog for ASIC design.
SystemVerilog C++ C Other
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
Datapath Pictures
Hardware Generation Tool
Matrix Vector Multiplication
Multiply Accumulate Hardware
.DS_Store
README.md

README.md

Advanced-Digital-System-Design-Generation

This repository contains my digital design projects. Each folder contains the problem statement and the reports for the projects. The projects are in System Verilog codes for ASIC design. Refer Project Handouts for detailed descriptions.

Project 1: Multiply Accumulate Hardware >> Project Handout | Project Report

Project 2: Matrix Vector Multiplication Hardware >> Project Handout | Project Report

Project 3: Accelerated Hardware Generation Hardware >> Project Handout | Project Report

Copyright (c) 2017 Aswinnatesh | All Rights Reserved

Alt Text

Alt Text

You can’t perform that action at this time.