Skip to content

This repository contains my digital design projects. The projects are in System Verilog for ASIC design.

Notifications You must be signed in to change notification settings

Aswinnatesh/Advanced-Digital-System-Design-Generation

Repository files navigation

Advanced-Digital-System-Design-Generation

This repository contains my digital design projects. Each folder contains the problem statement and the reports for the projects. The projects are in System Verilog codes for ASIC design. Refer Project Handouts for detailed descriptions.

Project 1: Multiply Accumulate Hardware >> Project Handout | Project Report

Project 2: Matrix Vector Multiplication Hardware >> Project Handout | Project Report

Project 3: Accelerated Hardware Generation Hardware >> Project Handout | Project Report

Copyright (c) 2017 Aswinnatesh | All Rights Reserved

Alt Text

Alt Text

About

This repository contains my digital design projects. The projects are in System Verilog for ASIC design.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published