Skip to content

/Logic-Simulation-and-ATPG-using-PODEM

My Coursework Projects in VLSI System Testing - ESE549 - Stony Brook University
Branch: master
Find file
Clone or download

Clone with HTTPS

Use Git or checkout with SVN using the web URL.

Download ZIP

Launching GitHub Desktop...

If nothing happens, download GitHub Desktop and try again.

Launching GitHub Desktop...

If nothing happens, download GitHub Desktop and try again.

Launching Xcode...

If nothing happens, download Xcode and try again.

Launching Visual Studio...

If nothing happens, download the GitHub extension for Visual Studio and try again.

Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
README.md

README.md

Logic simulation and ATPG using PODEM

This repository contains my graguate coursework project for ESE 549 VLSI System Testing.

Implementing an algorithm in C++ to generate correct output of a large digital circuit. The algorithm also makes use of PODEM for Automatic Test Pattern Generation (ATPG) to find test vectors which detects all single stuck at faults in the circuits.

Contents to be posted soon.

Copyright (c) 2018 Aswinnatesh | All Rights Reserved

You can’t perform that action at this time.