
ESE 555 | CAD ASSIGNMENT 3

Name: Aswin Natesh Venkatesh SBU ID: 111582677


OBJECTIVE:

Design and verify a CMOS positive (rising) edge triggered master-slave D type flip-flop with an asynchronous reset (active at logic high) using 45 nm static CMOS technology.


1. Master-Slave D-Type Flip Flop with Asynchronous Reset [Circuit Schematic]



2. Master-Slave D-Type Flip Flop with Asynchronous Reset [Symbol & Layout- Instances Floor Plan]





3. Master-Slave D-Type Flip Flop with Asynchronous Reset [Layout]




The NAND Gate, Transmission Gate, Tri-State NAND Gate and Tri-State NOT Gate were designed for the included in the final design of D Flip Flop. The Schematic Diagrams and Layouts are shown below.

4. NAND Gate Instance - Descend View [Schematic + Symbol + Layout]






6. Tri-State Not Gate Instance - Descend View [Schematic + Symbol + Layout] Out In Tri-State Not *VDD & GND in symbol as they are Connected Internally



8. Schematic Simulation of D FlipFlop using a basic Test-bench driving a 5f F Capacitive load Transient Response 1 1.2 VT("/CLK") € 0.7 > 0.3 -0.1 1.2 VT("/Reset") € 0.7 > _{0.3} -0.1 1.2 VT("/D") € 0.7 > _{0.3} -0.1 1.2 VT("/net7") § 0.7 > _{0.3} -0.1 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10 time (ns) Transient Response 1 Name 1.2 VT("/CLK") 3 -0.1 1.2 VT("/D") S > -0.1 1.2 VT("/Reset") -0.1 1.2 VT("/net7") 3 -0.1 1.2 VT("/net8") -0.1 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10 time (ns)




10. Testing of D Flip Flop usir	g the Datapath Scl	hematic [Observations]
---------------------------------	--------------------	------------------------


Table 1: Shows Input Clock and Data Signal Pulse Frequencies


CLK (GHZ)	DATA (MHZ)	CLK Period (ns)	50% Duty Cycle (ns)	Data Period (ns)	Duty Cycle (ns)
2	0.2	0.5	0.250	5.00	2.5
4	0.4	0.25	0.125	0.25	
8	0.8	0.13	0.063	1.25	0.63
12	1.2	0.08	0.042	0.83	0.42
16	1.6	0.06	0.031	0.63	0.31
20	2	0.05	0.025	0.50	0.25

Graph 1: Transient Analysis for 8 GHZ CLK - Slack Met




Graph 2: Transient Analysis for 12 GHZ CLK - Slack Met





Graph 4: Transient Analysis for 20 GHZ CLK - Slack Violated




Observations from Graph 1-4


- 1) The designed D Flip Flop functions correctly as per the design requirement, that is at 2 GHz minimum clock period. It is able to perform the same at a maximum frequency of 16 GHz, after which the behaviour is abnormal. Graphs for 5 Data Cycles are plotted in the above graphs
- 2) The Graph 3 show the maximum frequency of operation (16 GHz) and Graph 4 shows the violated waveform for 20GHz.

12.Layout LVS REPORT - Successful


① Check Well.1



13.Layout PEX REPORT - Successful




14. Clock to Q Time - Hspice Post Layout Simulation Data



Setup Time Tabulation & Graph

Clask to O Dolay	Total Delay	
Clock to Q Delay	Setup + Clock to Delay	
1.6	1.65	
3.2	1.2	
4.8	4.95	
6.4	6.6	
8	8.25	
9.6	9.9	
11.2	11.55	
	3.2 4.8 6.4 8 9.6	



END OF REPORT

Appendix: HSpice Timing.sp File

```
**** include 45nm model file
.inc '/usr/local/cds/FreePDK45/ncsu_basekit/models/hspice/hspice_nom.include'
.inc 'DFlip.pex.netlist'
.unpr
* * * * set nominal supply voltage
.param pvdd=1.1
* * * * set temperature and global ground
.param ptemp=25
.param gnd=0
* * * * set timing parameters
.param freqd=0.1g
.param freqc=lg
.param freqr=0.15g
.param perid=1/freqd
.param peric=1/freqc
.param perir=1/fregr
.param load=5fF
.param rt=50p
.param ond=perid*0.5-rt
.param onc=peric*0.5-rt
.param onr=perir*0.5-rt
.param stop=10n
* * * * set dff input and output
v6 vdd6 0 pvdd
c6 q6 0 load
vd6 d6 0 pulse (0 pvdd 0 rt rt ond perid)
vc6 c6 0 pulse (0 pvdd 0 rt rt onc peric)
vr6 r6 0 pulse (pvdd 0 0 rt rt onr perir)
* * * * instantiate inverter
xinvxl q6 0 c6 d6 r6 q6 vdd6 DFlip
* * * * set conditions and options
.ic v(xinvx1.q6)=0
.temp ptemp
.option macmod=1 captab post
* * * * measure delays, output slews, and switching powers
** INVX1
.measure tran iavg6 avg i(v6) from=0 to=stop
.measure tran rise6 trig v(y6) val=pvdd*0.1 td=2n rise=1 targ v(y6) val=pvdd*0.9 td=2n rise=1
.measure tran fall6 trig v(y6) val=pvdd*0.9 td=2n fall=1 targ v(y6) val=pvdd*0.1 td=2n fall=1
.measure tran a6lh trig v(a6) val=pvdd*0.5 td=2n fall=4 targ v(y6) val=pvdd*0.5 td=2n rise=4
.measure tran a6hl trig v(a6) val=pvdd*0.5 td=2n rise=4 targ v(y6) val=pvdd*0.5 td=2n fall=4
.measure tran delay6 param='(a6lh+a6hl)/2'
.measure tran power6 param=iavg6*pvdd
.measure tran slew6 param=0.5*rise6+0.5*fall6
.tran 0.01n stop
.end
```