# Aswin Natesh Venkatesh

DIGITAL DESIGN ENGINEER AT INVENSENSE · EMBEDDED SYSTEMS & DIGITAL DESIGN ENTHUSIAST

🖫 +1 (631) 428-3320 | 🔀 aswinnatesh.venkatesh@alumni.stonybrook.edu | 🎢 www.aswinnatesh.com | 🛅 Aswinnatesh | 🗣 San Jose, CA

# Experience \_\_\_\_\_



San Jose, CA

TDK InvenSense Inc.

FPGA DESIGN ENGINEER Jan. 2019 - Present

- Current role emphasizes ASIC/FPGA hardware design for motion sensor products.
  - FPGA Design
    - Integrating digital and analog models on Xilinx FPGAs platform for design emulation and system validation.
    - Define FPGA architecture, perform RTL Synthesis, timing analysis and optimization.
    - Setup and manage continuous integration using Jenkins, support IP version controlling.
  - · ASIC Design
    - Micro-architect and implement motion processor from concept to product (in silicon).
    - Analyse Lint, Synthesis, Power, CDC reports for issues and address issues as required.
    - Support verification teams for coverage, assertions and address any RTL issues.
    - Provided on-going maintenance support for Satellite IPs, Memory blocks and vendor IPs.
    - · Collaborate with cross-functional teams to layout ISA, model simulator, assemblers and firmware development.
  - HW/SW System Validation
    - Develop validation test cases for FPGA pre-release validation and sanity testing.
    - Develop automated simulation to validation test conversion suite for rapid debug.
    - Extensive bench testing and debug using oscilloscopes and protocol analyzers (SPI/I2C/I3C).
    - Support new hardware bring-up for FPGA and Silicon motion sensor products.

TDK InvenSense Inc. San Jose, CA

HARDWARE ENGINEERING INTERN (ADC-FPGA PROTOYPING)

May. 2018 - Aug. 2018

- Designed and Implemented a 150 MSPS ADC-FPGA System (Cyclone V) for sampling Ultrasonic (PZT) Signals.
- Task involved selection of ADC, FPGA & design of front-end low-noise amplifiers, impedance matching circuits for signal conditioning.
- · Member of Advanced Technology Group, working on next-gen sensors lead by Peter Hartwell, InvenSense Inc.

Solarillion Foundation Chennai, India

RESEARCH ASSISTANT | UNDERGRADUATE RESEARCH ASSISTANT (EARLIER)

Aug. 2015 - May. 2017

- Lead authored 2 publications and led 2 projects on smart and assistive living.
- Lead the design and development of device test-bench & Custom Made Sensors.
- · Mentored undergraduate students and peers in embedded systems and hands-on circuit debugging.

# Skills\_



**Bus Protocols** AMBA AHB & APB Bus • SPI 3W/4W • I2C

BACHELORS IN ENGINEERING, ELECTRICAL AND ELECTRONICS ENGINEERING

**Programming** System Verilog, Python, Shell, Embedded C, Latex

Hardware Platforms Altera Cyclone V • Xilinx Zynq • Atmel Family • MBED/ARM Cortex • Nordic BLE's

**EDA/Software Tools** Cadence & Synopsys simulation, synthesis, linting tools • Xilinx Vivado • IAR Workbench • KEIL  $\mu$ Vision

**Validation Tools** Logic/protocol analyzer • Meters • Oscilloscopes • Signal generators

**Experimental** Sensor System Development • Board, IP bring-up • general DIY hacking & prototyping

# Education -



Stony Brook University

Stony Brook, NY

MASTERS IN ELECTRICAL ENGINEERING - (GPA 3.50/4.00)

Aug. 2017 - Dec. 2018

Aug. 2012 - Apr. 2016

**Concentration:** Computer Architecture, Digital logic design, System specification and modelling **Research:** Worked under Prof. Shan Lin on areas of Cyber Physical Systems and Sensor Networks

Anna University Chennai, India

JANUARY 28, 2021 ASWIN NATESH VENKATESH · RÉSUMÉ PAGE 1

# **Select Projects**

#### Micro-Architecture of Synergistic Processing Unit of Sony Cell

Stony Brook, NY

PART OF GRADUATE COURSEWORK "COMPUTER ARCHITECTURE"

Jan 2018 - May 2018

• Designed a SONY Cell Processor Architecture (SPU) that includes the detection of structural, data and control hazards. Involves behavioral modeling at RTL level using System Verilog to simulate the instruction flow in the pipelined processor.

#### **Logic simulation and ATPG using PODEM**

Stony Brook, NY Jan 2018 - May 2018

Part of Graduate Coursework "Advanced VLSI System Testing"

 Implemented an algorithm in C++ to generate correct output of a large digital circuit. The algorithm also makes use of PODEM for Automatic Test Pattern Generation (ATPG) to find test vectors which detects all single stuck at faults in the circuits.

#### **Hardware Generation Tool for ASIC**

Stony Brook, NY

PART OF GRADUATE COURSEWORK "ADV. DIGITAL SYSTEM DESIGN AND GENERATION"

Aug 2017 - Dec 2017

 Developed a C++ based accelerated hardware generator(System Verilog) for performing Matrix Vector Multiplication with configurable 3 layer neural network, and an algorithm that effectively optimizes the hardware for the required degree of parallelism.

# Research Publications \_



#### **Low-Cost Wireless Intelligent Two Hand Gesture Recognition System**

Montreal, Canada

PUBLISHED AT 2017 ANNUAL IEEE SYSTEMS CONFERENCE (SYSCON), CANADA (GOO.GL/DMD8UZ)

Apr. 2017

• Led the design implementation of a two hand gesture recognition system to recognize static gestures across 8 globally used sign languages and aid the audio vocally impaired. - Architected the hardware software co-design for the system.

#### **Low Cost Smart Glove for Universal Control of IR Devices**

Kerala, India

PUBLISHED AT 2016 IEEE INTERNATIONAL SYMPOSIUM ON TECHNOLOGY AND SOCIETY (ISTAS) (GOO.GL/48LZLD)

Nov. 2016

• Developed a gesture recognition system that acts as an universal remote control for multiple consumer electronic appliances. A custom designed sensory glove is used as input to the system.

#### **Intelligent Smart Helmets for Automatic Control of Headlamps**

Banglore, India

PUBLISHED AT 2015 IEEE INTERNATIONAL CONFERENCE ON SMART SENSORS AND SYSTEMS (GOO.GL/FRGTCC)

Oct. 2015

• Developed a smart helmet that enhances road safety among motorcyclist by tracking the user gestures and providing better visual aid at night.

### Volunteer Work \_\_\_\_\_



#### **Backstage Volunteer, Production Team**

Palo Alto, CA

AT 2020 IEEE HOT CHIPS 32 SYMPOSIUM (HCS) (ARCHIVE)

Aug. 2020

# Achievements \_\_\_\_\_



2018	<b>Top 10:</b> BitCamp Hack 2018 - Best use of MLH Hardware	Maryland, MD
2018	1st/36: Hack @ CEWIT 2018 - Best use of CISCO'S MERAKI AP	Stony Brook, NY
2016	Finalist: AU Titan Hackathon 2015 - Anna University	Chennai, India

# Certifications \_\_\_\_\_



Object Oriented Programming using C++ Advanced Programming in 'C' Scientific Python NIIT Limited, India | License:11CUZZZZZ9276
NIIT Limited, India | License:10DJZZZZZ8932
TDK InvenSense, San Jose