Aswin Natesh Venkatesh

🕒 +1 (631) 428-3320 | 💌 aswinnatesh.venkatesh@alumni.stonybrook.edu | 🏕 www.aswinnatesh.com | 🛅 Aswinnatesh | 🗣 San Jose, CA

Experience _____



TDK InvenSense Inc. DIGITAL DESIGN ENGINEER - SR

San Jose, CA Oct. 2021 - Present

Responsible for the microarchitecture and RTL implementation of InvenSense's next-gen 32-bit Microprocessor IP.

- RTL designer for Serial Interface IPs (SPI, I2C) and temperature controller satellite block.
- Explore hardware accelerator architectures for ML applications specific to decision trees, neural networks.
- Work closely the SW team to improve the ISA targeting performance and code density for motion algorithms.
- Support and write scripts for Project/IP management with GIT workflow and Jenkins CI.
- Analyze lint, synthesis, power, CDC reports, and develop SDC as required.
- Assist in performing metal ECOs and formality checks during ASIC re-spins.

TDK InvenSense Inc. San Jose, CA

FPGA DESIGN ENGINEER Jan. 2019 - Sept. 2021

- This role emphasized ASIC and FPGA design for motion sensor products.
 - · ASIC Design
 - Owned the microarchitecture and RTL for InvenSense's 32-bit Microprocessor IP in Silicon.
 - Provided maintenance support for Satellite IPs, Memory blocks, and vendor IPs.
 - Analyzed Lint, Synthesis, Power, CDC reports for issues and fixed issues as required.
 - Supported verification teams for coverage, assertions, and any RTL/GLS issues.
 - Collaborated with SW teams to layout the ISA, develop tool-chains and firmware debug.
 - · FPGA Design
 - Integrated digital and analog chip-level models on Xilinx FPGAs platform for design emulation.
 - Defined FPGA architecture, performed RTL Synthesis, timing analysis, and optimizations.
 - · Have set up and managed continuous integration projects using Jenkins and GIT workflows.
 - HW/SW System Validation
 - Developed validation test cases for pre-release validation and sanity testing of FPGA builds.
 - Developed automated simulation to validation test conversion suite for rapid debug.
 - Performed extensive bench testing and debug using oscilloscopes and protocol analyzers (SPI/I2C).
 - Supported new hardware bring-up for FPGA and Silicon motion sensor products.

TDK InvenSense Inc. San Jose, CA

HARDWARE ENGINEERING INTERN (ADC-FPGA PROTOYPING)

May. 2018 - Aug. 2018

- Designed and Implemented a 150 MSPS ADC-FPGA System (Cyclone V) for sampling Ultrasonic (PZT) Signals.
- Task involved selection of ADC, FPGA & design of front-end low-noise amplifiers, impedance matching circuits for signal conditioning.
- Member of Advanced Technology Group, working on next-gen sensors lead by Peter Hartwell, InvenSense Inc.

Solarillion Foundation Chennai, India

RESEARCH ASSISTANT | UNDERGRADUATE RESEARCH ASSISTANT (EARLIER)

Aug. 2015 - May. 2017

- Lead authored 2 publications and led 2 projects on smart and assistive living.
- Lead the design and development of device test-bench & Custom Made Sensors.
- · Mentored undergraduate students and peers in embedded systems and hands-on circuit debugging.

Skills_



Bus Protocols AMBA AHB & APB Bus • SPI 3W/4W • I2C

Programming System Verilog, Python, Shell, Embedded C, Latex

Hardware Platforms Altera Cyclone V • Xilinx Zyng • Atmel Family • ARM M0, M7 • RISC-V

EDA/Software Tools Cadence & Synopsys simulation, synthesis, formality, linting tools • Xilinx Vivado • IAR Toolchain • Jenkins • GIT

Validation Tools Logic/protocol analyzer • Meters • Oscilloscopes • Signal generators

Experimental Sensor System Development • New Hardware bring-up • DIY hacking & prototyping

Education -

Stony Brook University



MASTERS IN ELECTRICAL ENGINEERING - (GPA 3.50/4.00)

Aug. 2017 - Dec. 2018

Concentration: Computer Architecture, Digital logic design, System specification and modelling **Research:** Worked under Prof. Shan Lin on areas of Cyber Physical Systems and Sensor Networks

Anna University Chennai, India

BACHELORS IN ENGINEERING, ELECTRICAL AND ELECTRONICS ENGINEERING

Aug. 2012 - Apr. 2016

Select Projects _



Micro-Architecture of Synergistic Processing Unit of Sony Cell

Stony Brook, NY

PART OF GRADUATE COURSEWORK "COMPUTER ARCHITECTURE"

Jan 2018 - May 2018

• Designed a SONY Cell Processor Architecture (SPU) that includes the detection of structural, data and control hazards. Involves behavioral modeling at RTL level using System Verilog to simulate the instruction flow in the pipelined processor.

Hardware Generation Tool for ASIC

Stony Brook, NY

PART OF GRADUATE COURSEWORK "ADV. DIGITAL SYSTEM DESIGN AND GENERATION"

Aug 2017 - Dec 2017

 Developed a C++ based accelerated hardware generator(System Verilog) for performing Matrix Vector Multiplication with configurable 3 layer neural network, and an algorithm that effectively optimizes the hardware for the required degree of parallelism.

Research Publications _



Low-Cost Wireless Intelligent Two Hand Gesture Recognition System

Montreal, Canada

PUBLISHED AT 2017 ANNUAL IEEE SYSTEMS CONFERENCE (SYSCON), CANADA (GOO.GL/DMD8UZ)

Apr. 2017

• Led the design implementation of a two hand gesture recognition system to recognize static gestures across 8 globally used sign languages and aid the audio vocally impaired. - Architected the hardware software co-design for the system.

Low Cost Smart Glove for Universal Control of IR Devices

Kerala, India

PUBLISHED AT 2016 IEEE INTERNATIONAL SYMPOSIUM ON TECHNOLOGY AND SOCIETY (ISTAS) (GOO.GL/48LZLD)

Nov. 2016

• Developed a gesture recognition system that acts as an universal remote control for multiple consumer electronic appliances. A custom designed sensory glove is used as input to the system.

Intelligent Smart Helmets for Automatic Control of Headlamps

Banglore, India

PUBLISHED AT 2015 IEEE INTERNATIONAL CONFERENCE ON SMART SENSORS AND SYSTEMS (GOO.GL/FRGTCC)

Oct. 2015

• Developed a smart helmet that enhances road safety among motorcyclist by tracking the user gestures and providing better visual aid at night.

Volunteer Work ___



Backstage Volunteer, Production Team

Palo Alto, CA

AT IEEE HOT CHIPS SYMPOSIUM (HCS) (ARCHIVE)

Aug. 2020, 2021

Achievements _



Top 10: BitCamp Hack 2018 - Best use of MLH Hardware
 1st/36: Hack @ CEWIT 2018 - Best use of CISCO'S MERAKI AP
 Finalist: AU Titan Hackathon 2015 - Anna University

Chennai, India

Certifications ___



Object Oriented Programming using C++ Advanced Programming in 'C' Scientific Python NIIT Limited, India | License:11CUZZZZZ9276 NIIT Limited, India | License:10DJZZZZZ8932 TDK InvenSense, San Jose