```
add 16.vhd
 Oct 06, 06 12:02
                                                                      Page 1/3
-- File : add_16.vhd
library ieee;
use ieee.std logic 1164.all;
library lib438;
use lib438.all;
entity add 16 is
 port (
   A : in std_logic_vector (15 downto 0);
   B : in std logic vector (15 downto 0);
   C : in std_logic;
   0 : out std_logic_vector (15 downto 0);
   G : out std_logic;
   P : out std logic);
end add_16;
architecture arch of add 16 is
  component CLA is
   generic (
     DELAY : time := 6 ns
      );
   port (
     A_IN : in std_logic_vector (3 downto 0);
      B_IN : in std_logic_vector (3 downto 0);
      C IN : in std logic;
     P : out std_logic;
      G : out std logic;
      F OUT : out std logic vector (3 downto 0)
  end component CLA;
  component LACG is
   generic (
      DELAY : time := 6 ns
     );
   port (
     C IN : in std logic;
     PO_H : in std_logic;
      GO_H : in std_logic;
      CX : out std_logic;
      P1_H : in std_logic;
      G1_H : in std_logic;
      CY : out std_logic;
      P2_H : in std_logic;
      G2_H : in std_logic;
      CZ : out std_logic;
      P3_H : in std_logic;
      G3_H : in std_logic;
      GOUT : out std_logic;
      POUT : out std_logic
```

```
add 16.vhd
 Oct 06, 06 12:02
                                                                         Page 2/3
  end component LACG;
  signal G 3 : std logic;
 signal G 2 : std logic;
 signal G_1 : std_logic;
 signal G 0 : std logic;
  signal P 3 : std logic;
 signal P_2 : std_logic;
  signal P 1 : std logic;
  signal P_0 : std_logic;
 signal C_3 : std_logic;
 signal C_2 : std_logic;
 signal C_1 : std_logic;
 signal C 0 : std logic;
begin -- arch
 GROUP_3 : CLA
    port map (
     A IN => A (15 downto 12),
      B_IN => B (15 downto 12),
     C_{IN} => C_3
     P => P_3,
G => G_3,
      F OUT => 0 (15 downto 12));
 GROUP_2 : CLA
    port map (
     A IN => A (11 downto 8),
      B_IN => B (11 downto 8),
      C_{IN} => C_2
      P => P_2,
      G => G_2
      F OUT => 0 (11 downto 8));
 GROUP 1 : CLA
   port map (
     A IN \Rightarrow A (7 downto 4),
      B IN => B (7 downto 4),
      C IN \Rightarrow C_1,
      P \Rightarrow P 1,
      G => G 1,
      F_OUT => O (7 downto 4));
 GROUP_0 : CLA
    port map (
     A_IN => A (3 downto 0),
      B_IN => B (3 downto 0),
      C IN => C,
      P \Rightarrow P_0
      G => G_0,
      F_OUT => 0 (3 downto 0));
 LACG 0 : LACG
    port map (
     P3_H => P_3,
      G3 H => G 3,
      P2_H => P_2,
      G2_H => G_2,
      P1 H => P 1,
```

2/20

Oct 06, 06 12:02	add_16.vhd	Page 3/3
G1_H => G_1, P0_H => P_0, G0_H => G_0, C_IN => C, CZ => C_3, CY => C_2, CX => C_1, GOUT => G, POUT => P);		
end arch;		

```
add 64.vhd
 Oct 06, 06 12:02
                                                                         Page 1/3
-- File : add_64.vhd
library ieee;
use ieee.std logic 1164.all;
library lib438;
use lib438.all;
entity add 64 is
 port (
   A : in std_logic_vector (63 downto 0);
   B : in std_logic_vector (63 downto 0);
   C : in std_logic;
   G : out std_logic;
   P : out std logic;
   0 : out std logic vector (63 downto 0)
   );
end add 64;
architecture arch of add 64 is
  component add_16 is
   port (
      A : in std_logic_vector (15 downto 0);
      B : in std_logic_vector (15 downto 0);
      C : in std_logic;
      0 : out std_logic_vector (15 downto 0);
      G : out std logic;
      P : out std_logic
  end component add 16;
  component LACG is
   generic (
      DELAY : time := 6 ns
   port (
      C IN : in std logic;
      PO H : in std logic;
      G0_H : in std_logic;
      CX : out std logic;
      P1_H : in std_logic;
      G1_H : in std_logic;
      CY : out std_logic;
      P2_H : in std_logic;
      G2_H : in std_logic;
      CZ : out std_logic;
      P3_H : in std_logic;
      G3_H : in std_logic;
      GOUT : out std_logic;
      POUT : out std logic
  end component LACG;
```

```
add 64.vhd
 Oct 06, 06 12:02
                                                                                  Page 2/3
  signal G_3 : std_logic;
  signal G_2 : std_logic;
  signal G 1 : std logic;
  signal G 0 : std logic;
  signal P 3 : std logic;
  signal P 2 : std logic;
  signal P_1 : std_logic;
  signal P 0 : std logic;
  signal C_3 : std_logic;
  signal C_2 : std_logic;
  signal C_1 : std_logic;
  signal C 0 : std logic;
begin -- arch
  GROUP 3 : ADD 16
    port map (
      A => A (63 downto 48),
      B => B (63 downto 48),
      C \Rightarrow C 3
      P => P 3,
      G \Rightarrow G_3
      0 => 0 (63 downto 48));
  GROUP_2 : ADD_16
    port map (
      A \Rightarrow A (47 \text{ downto } 32),
      B \Rightarrow B (47 \text{ downto } 32),
      C \Rightarrow C 2
      P => P 2,
      G \Rightarrow G_2
      0 => 0 (47 downto 32));
  GROUP 1 : ADD 16
    port map (
      A => A (31 downto 16),
      B => B (31 downto 16),
      C \Rightarrow C 1,
      P => P 1,
      G \Rightarrow G 1
      0 => 0 (31 downto 16));
  GROUP 0 : ADD 16
    port map (
      A => A (15 downto 0),
      B => B (15 downto 0),
      C \Rightarrow C
      P \Rightarrow P_0,
      G \Rightarrow G_0
      0 => 0 (15 downto 0));
  LACG_0 : LACG
    port map (
      P3_H => P_3,
      G3_H => G_3,
      P2_H => P_2,
      G2 H \Rightarrow G 2,
      P1_H => P_1,
      G1_H => G_1,
      P0_H => P_0,
```

Oct 06, 06 12:02	add_64.vhd	Page 3/3
G0_H => G_0, C_IN => C, CZ => C_3, CY => C_2, CX => C_1, GOUT => G, POUT => P);		
end arch;		

```
exp add.vhd
Oct 06, 06 12:02
                                                                           Page 1/2
-- File : exp_add.vhd
library ieee;
use ieee.std logic 1164.all;
entity exp add is
 port (
   A EXP : in std logic vector(7 downto 0);
   B EXP : in std logic vector(7 downto 0);
   ADJ : in std logic vector(4 downto 0); -- adjustment needed from
                                                 -- right shifting mantissa
   O EXP : out std logic vector(7 downto 0)
end exp_add;
architecture arch of exp add is
 component sub 8 is
   port (
     A : in std_logic_vector(7 downto 0);
      B : in std_logic_vector(7 downto 0);
     D : out std logic vector(7 downto 0)
 end component sub_8;
 component add_16 is
   port (
     A : in std_logic_vector (15 downto 0);
     B : in std_logic_vector (15 downto 0);
     C : in std logic;
     0 : out std logic vector (15 downto 0);
     G : out std_logic;
     P : out std_logic);
 end component add 16;
 signal s a b sum : std logic vector(15 downto 0);
 signal s a b sum p : std logic;
 signal s a b sum q : std logic;
 signal s a b adj sum : std logic vector(15 downto 0);
 signal s a b adj sum p : std logic;
 signal s_a_b_adj_sum_g : std_logic;
 signal s output : std logic vector(7 downto 0);
begin -- arch
 O_EXP <= s_output;
 add_0 : add_16
   port map (
     A(15 \text{ downto } 8) \Rightarrow (\text{others } \Rightarrow '0'),
     A(7 \text{ downto } 0) => A EXP,
     B(15 \text{ downto } 8) \Rightarrow (\text{others} \Rightarrow '0'),
     B(7 \text{ downto } 0) => B EXP,
      C
                    => '0',
                    => s_a_b_sum,
      0
      G
                    => s_a_b_sum_g,
      Ρ
                    => s a b sum p
      );
 add 1 : add 16
```

```
Printed by Jason Mobarak
                                         exp add.vhd
 Oct 06, 06 12:02
                                                                                  Page 2/2
    port map (
      A => s_a_b_sum,
      B(15 \text{ downto } 5) \Rightarrow (\text{others } \Rightarrow '0').
      B(4 downto 0) => ADJ,
      C = '0'
      0 => s a b adj sum,
      G => s a b adj sum q,
      P => s a b adi sum p
  sub 0 : sub 8
    port map (
      A => s a b adj sum(7 downto 0),
      B => X^{-}7\bar{F}'',
                                             -- substract bias (127)
      D => s output
      );
end arch;
```

```
fp mult.vhd
Oct 06, 06 12:02
                                                                          Page 1/2
-- File : fp_mult.vhd
library ieee;
use ieee.std logic 1164.all;
entity fp mult is
 port (
   A_H : in std_logic_vector (31 downto 0);
   B_H : in std_logic_vector (31 downto 0);
   O H : out std logic vector (31 downto 0)
end fp mult;
architecture arch of fp mult is
 component mant mult is
   port (
      A_EXP : in std_logic_vector(7 downto 0);
      B_EXP : in std_logic_vector(7 downto 0);
      A_H : in std_logic_vector(22 downto 0);
      B_H : in std_logic_vector(22 downto 0);
      C H : out std logic;
      O_H : out std_logic_vector(47 downto 0));
 end component mant_mult;
 component post_norm is
   port (
      N_MANT : in std_logic_vector(47 downto 0);
      ADJ : out std_logic_vector(4 downto 0);
      O_MANT : out std_logic_vector(22 downto 0)
 end component post_norm;
 component exp add is
   port (
      A_EXP : in std_logic_vector(7 downto 0);
      B_EXP : in std_logic_vector(7 downto 0);
      ADJ : in std logic vector(4 downto 0);
      O_EXP : out std_logic_vector(7 downto 0)
 end component exp_add;
 signal s mm c : std logic;
 signal s_mm_o : std_logic_vector(47 downto 0);
 signal s_ea_adj : std_logic_vector(4 downto 0);
begin -- arch
 O_H(31) <= A_H(31) xor B_H(31);
 MM_0 : MANT_MULT
   port map (
     A_EXP \Rightarrow A_H(30 \text{ downto } 23),
     B_EXP \Rightarrow B_H(30 \text{ downto } 23),
     A_H => A_H(22 \text{ downto } 0),
      B_H => B_H(22 \text{ downto } 0),
      C_H => s_mm_c
      O H => s mm o
 EA_0 : EXP_ADD
```

```
fp mult.vhd
 Oct 06, 06 12:02
                                                                          Page 2/2
    port map (
      A_EXP => A_H(30 downto 23),
      B EXP \Rightarrow B H(30 downto 23),
      ADJ => s ea adj,
      O_EXP => O_H(30 downto 23)
 PN 0 : POST NORM
    port map (
      N MANT => s mm o,
      ADJ => s_ea_adj,
      O MANT => O H(22 downto 0)
end arch;
```

```
left shifter.vhd
 Oct 06, 06 12:02
                                                                                Page 1/2
-- File : left_shifter
library ieee;
use ieee.std logic 1164.all;
entity left shifter is
 port (
   A : in std logic vector(23 downto 0);
    S: in std logic vector(4 downto 0);
    0 : out std logic vector(47 downto 0)
end left shifter;
architecture arch of left shifter is
 component x 2 to 1 mux is
    port (
      A : in std logic vector(47 downto 0);
      B : in std logic vector(47 downto 0);
      S : in std_logic;
      0 : out std_logic_vector(47 downto 0)
      );
 end component x_2_to_1_mux;
  signal s 8 to 16 : std logic vector(47 downto 0);
 signal s_4_to_8 : std_logic_vector(47 downto 0);
 signal s_2_to_4 : std_logic_vector(47 downto 0);
 signal s_1_to_2 : std_logic_vector(47 downto 0);
begin -- arch
 -- 1-bit shift
 X21M_1 : x_2_{to_1_mux}
    port map (
      A(47 \text{ downto } 24) \Rightarrow (\text{others } \Rightarrow '0'),
      A(23 \text{ downto } 0) => A
      B(47 \text{ downto } 25) \Rightarrow (\text{others } \Rightarrow '0'),
      B(24 \text{ downto } 1) \Rightarrow A(23 \text{ downto } 0),
      B(0)
             => '0',
      S
                     => S(0),
      Ω
                     => s_1_to_2
      );
  -- 2-bit shift
 X21M_2 : x_2_{to_1_mux}
    port map (
      Α
                       => s_1_to_2,
      B(47 \text{ downto } 2) => s_1_{to_2}(45 \text{ downto } 0),
      B(1 \text{ downto } 0) \Rightarrow (\text{others} \Rightarrow '0'),
                   => S(1),
      S
      0
                     => s_2_{to_4}
      );
 -- 4-bit shift
 X21M_4 : x_2_{to_1_mux}
    port map (
                       => s_2_{to_4}
      A
      B(47 \text{ downto } 4) => s_2 = t_0 = 4(43 \text{ downto } 0),
      B(3 \text{ downto } 0) => (others => '0'),
                     => S(2),
      S
                      => s_4_to_8
      0
      );
```

```
left shifter.vhd
 Oct 06, 06 12:02
                                                                                         Page 2/2
  -- 8-bit shift
  X21M 8 : x 2 to 1 mux
    port map (
                          => s_4_{to_8}
       B(47 \text{ downto } 8) => s 4 to 8(39 \text{ downto } 0),
       B(7 \text{ downto } 0) => (\text{others} => '0'),
                        => S(3),
                        => s 8 to 16
       Ω
       );
  -- 16-bit shift
  X21M_16 : x_2_{to_1_mux}
    port map (
       Α
                           => s_8_to_16,
       B(47 \text{ downto } 16) => s 8 to 16(31 \text{ downto } 0),
       B(15 \text{ downto } 0) \Rightarrow (\text{others } \Rightarrow '0'),
                          => S(4),
       Ω
                          => 0
       );
end arch;
```

```
mant mult.vhd
 Oct 06 06 12:02
                                                                       Page 1/9
-- File : mant_mult.vhd
library ieee;
use ieee.std_logic_1164.all;
library lib438;
use lib438.all;
entity mant mult is
 port (
   A_EXP : in std_logic_vector(7 downto 0);
   B EXP : in std logic vector(7 downto 0);
   A H : in std logic vector(22 downto 0);
   B H : in std logic vector(22 downto 0);
   C H : out std logic;
   O H : out std logic vector(47 downto 0));
end mant mult;
architecture arch of mant mult is
  component left shifter is
   port (
      A : in std logic vector(23 downto 0);
      S : in std_logic_vector(4 downto 0);
      0 : out std logic vector(47 downto 0)
  end component left shifter;
  component adder64 is
   port (
      A : in std logic vector(63 downto 0);
      B : in std logic vector(63 downto 0);
      C : in std_logic;
      G : out std logic;
      P : out std logic;
      0 : out std logic vector(63 downto 0)
  end component adder64;
  component RRU3 2 is
   generic (DLY TIME : time := 2 ns);
      A VAL : in std logic vector(47 downto 0);
      B VAL : in std logic vector(47 downto 0);
      C VAL : in std logic vector(47 downto 0);
      F0_VAL : out std_logic_vector(47 downto 0);
      F1 VAL : out std logic vector(47 downto 0)
  end component RRU3 2;
  component RRU7 3 is
   port (
      A VAL : in std logic vector(47 downto 0);
      B_VAL : in std_logic_vector(47 downto 0);
      C VAL : in std logic vector(47 downto 0);
      D VAL : in std logic vector(47 downto 0);
      E_VAL : in std_logic_vector(47 downto 0);
      F_VAL : in std_logic_vector(47 downto 0);
      G VAL : in std logic vector(47 downto 0);
      F0_VAL : out std_logic_vector(47 downto 0);
      F1_VAL : out std_logic_vector(47 downto 0);
      F2 VAL : out std logic vector(47 downto 0)
```

```
mant mult.vhd
Oct 06, 06 12:02
                                                                      Page 2/9
end component RRU7 3;
signal pp 00 : std logic_vector(47 downto 0) := (others => '0');
signal pp_01 : std_logic_vector(47 downto 0) := (others => '0');
signal pp 02 : std logic vector(47 downto 0) := (others => '0');
signal pp 03 : std logic vector(47 downto 0) := (others => '0');
signal pp 04 : std logic vector(47 downto 0) := (others => '0');
signal pp 05 : std logic vector(47 downto 0) := (others => '0');
signal pp 06 : std logic vector(47 downto 0) := (others => '0');
signal pp_07 : std_logic_vector(47 downto 0) := (others => '0');
signal pp 08 : std logic vector(47 downto 0) := (others => '0');
signal pp 09 : std logic vector(47 downto 0) := (others => '0');
signal pp 10 : std logic vector(47 downto 0) := (others => '0');
signal pp 11 : std logic vector(47 downto 0) := (others => '0');
signal pp 12 : std logic vector(47 downto 0) := (others => '0');
signal pp 13 : std logic vector(47 downto 0) := (others => '0');
signal pp 14 : std logic vector(47 downto 0) := (others => '0');
signal pp 15 : std logic vector(47 downto 0) := (others => '0');
signal pp_16 : std_logic_vector(47 downto 0) := (others => '0');
signal pp 17 : std logic vector(47 downto 0) := (others => '0');
signal pp 18 : std logic vector(47 downto 0) := (others => '0');
signal pp_19 : std_logic_vector(47 downto 0) := (others => '0');
signal pp_20 : std_logic_vector(47 downto 0) := (others => '0');
signal pp 21 : std logic vector(47 downto 0) := (others => '0');
signal pp_22 : std_logic_vector(47 downto 0) := (others => '0');
signal pp 23 : std logic vector(47 downto 0) := (others => '0');
signal s_shift_01 : std_logic_vector(4 downto 0);
signal s_shift_02 : std_logic_vector(4 downto 0);
signal s shift 03 : std logic vector(4 downto 0);
signal s_shift_04 : std_logic_vector(4 downto 0);
signal s_shift_05 : std_logic_vector(4 downto 0);
signal s shift 06 : std logic vector(4 downto 0);
signal s_shift_07 : std_logic_vector(4 downto 0);
signal s shift 08 : std logic vector(4 downto 0);
signal s shift 09 : std logic vector(4 downto 0);
signal s shift 10 : std logic vector(4 downto 0);
signal s shift 11 : std logic vector(4 downto 0);
signal s shift 12 : std logic vector(4 downto 0);
signal s shift 13 : std logic vector(4 downto 0);
signal s_shift_14 : std_logic_vector(4 downto 0);
signal s shift 15 : std logic vector(4 downto 0);
signal s shift 16 : std logic vector(4 downto 0);
signal s_shift_17 : std_logic_vector(4 downto 0);
signal s_shift_18 : std_logic_vector(4 downto 0);
signal s shift 19 : std logic vector(4 downto 0);
signal s_shift_20 : std_logic_vector(4 downto 0);
signal s_shift_21 : std_logic_vector(4 downto 0);
signal s_shift_22 : std_logic_vector(4 downto 0);
signal s_shift_23 : std_logic_vector(4 downto 0);
signal s stage0 output00 : std logic vector(47 downto 0);
signal s_stage0_output01 : std_logic_vector(47 downto 0);
signal s_stage0_output02 : std_logic_vector(47 downto 0);
signal s_stage0_output03 : std_logic_vector(47 downto 0);
signal s_stage0_output04 : std_logic_vector(47 downto 0);
signal s_stage0_output05 : std_logic_vector(47 downto 0);
signal s stage0 output06 : std logic vector(47 downto 0);
signal s_stage0_output07 : std_logic_vector(47 downto 0);
signal s_stage0_output08 : std_logic_vector(47 downto 0);
signal s stage0 output09 : std logic vector(47 downto 0);
```

```
mant mult.vhd
Oct 06, 06 12:02
                                                                      Page 3/9
signal s_stage0_output10 : std_logic_vector(47 downto 0);
signal s stage1 output00 : std logic vector(47 downto 0);
signal s stage1 output01 : std logic vector(47 downto 0);
signal s_stage1_output02 : std_logic_vector(47 downto 0);
signal s stage1 output03 : std logic vector(47 downto 0);
signal s stage1 output04 : std logic vector(47 downto 0);
signal s stage1 output05 : std logic vector(47 downto 0);
signal s stage2 output00 : std logic vector(47 downto 0);
signal s_stage2_output01 : std_logic_vector(47 downto 0);
signal s stage2 output02 : std logic vector(47 downto 0);
signal s stage3 output00 : std logic vector(47 downto 0);
signal s stage3 output01 : std logic vector(47 downto 0);
signal s pp sum p : std logic;
signal s pp sum q : std logic;
signal s pp sum o : std logic vector(63 downto 0);
signal s_in_01 : std_logic_vector(23 downto 0);
signal s in 02 : std logic vector(23 downto 0);
signal s_in_03 : std_logic_vector(23 downto 0);
signal s_in_04 : std_logic_vector(23 downto 0);
signal s in 05 : std logic vector(23 downto 0);
signal s_in_06 : std_logic_vector(23 downto 0);
signal s in 07 : std logic vector(23 downto 0);
signal s in 08 : std logic vector(23 downto 0);
signal s_in_09 : std_logic_vector(23 downto 0);
signal s_in_10 : std_logic_vector(23 downto 0);
signal s in 11 : std logic vector(23 downto 0);
signal s_in_12 : std_logic_vector(23 downto 0);
signal s_in_13 : std_logic_vector(23 downto 0);
signal s in 14 : std logic vector(23 downto 0);
signal s_in_15 : std_logic_vector(23 downto 0);
signal s in 16 : std logic vector(23 downto 0);
signal s in 17 : std logic vector(23 downto 0);
signal s in 18 : std logic vector(23 downto 0);
signal s in 19 : std logic vector(23 downto 0);
signal s in 20 : std logic vector(23 downto 0);
signal s in 21 : std logic vector(23 downto 0);
signal s_in_22 : std_logic_vector(23 downto 0);
signal s in 23 : std logic vector(23 downto 0);
constant zeros : std logic vector(24 downto 0) := (others => '0');
signal s_fa : std_logic_vector(23 downto 0);
signal s_fb : std_logic_vector(23 downto 0);
function or_reduce( V: std_logic_vector )
  return std ulogic is variable result: std ulogic;
begin
  for i in V'range loop
    if i = V'left then
      result := V(i);
    else
      result := result OR V(i);
    end if;
    exit when result = '1';
  end loop;
  return result;
end or reduce;
```

```
mant mult.vhd
 Oct 06, 06 12:02
                                                                                                                               Page 4/9
begin -- arch
   C H <= '1' when s pp sum o(48) = '1' else '0';
   O H <= zeros & A H
                                                          when B H = zeros(22 downto 0) else
               zeros & B H
                                                          when A H = zeros(22 downto 0) else
               s pp sum o(47 \text{ downto } 0) ; -- when s pp sum o(46) = '0' else
               --(others
                                                                                               => '1'):
   s fa <= or reduce(A EXP) & A H;
   s fb <= or reduce(B EXP) & B H;
   pp 00(47 downto 24) <= (others
                                                                                                          => '()');
   pp \ 00(23 \ downto \ 0) <= s \ fa \ when B \ H(0) = '1' \ else \ (others => '0');
   s shift 01 <= "00001" when B H(1) = '1' else "00000";
   s shift 02 <= "00010" when B H(2) = '1' else "00000";
   s shift 03 <= "00011" when B H(3) = '1' else "00000";
   s_{shift_04} <= "00100" when B_H(4) = '1' else "00000";
   s shift 05 <= "00101" when B H(5) = '1' else "00000";
   s shift 06 \le "00110" when B H(6) = '1' else "00000";
   s_{shift_07} <= "00111" when B_H(7) = '1' else "00000";
   s_{hift_08} <= "01000" when B_{H(8)} = '1' else "00000";
   s shift 09 <= "01001" when B H(9) = '1' else "00000";
   s_{hift_10} <= "01010" when B_H(10) = '1' else "00000";
   s shift 11 <= "01011" when B H(11) = '1' else "00000";
   s shift 12 <= "01100" when B H(12) = '1' else "00000";
   s_{hift_13} \le "01101" when B_H(13) = '1' else "00000";
   s shift 14 \le "01110" when B H(14) = '1' else "00000";
   s shift 15 <= "01111" when B H(15) = '1' else "00000";
   s_shift_16 <= "10000" when B_H(16) = '1' else "00000";
   s_{hift_17} <= "10001" when B_{H(17)} = '1' else "00000";
   s shift 18 <= "10010" when B H(18) = '1' else "00000";
   s_shift_19 <= "10011" when B_H(19) = '1' else "00000";
   s shift 20 <= "10100" when B H(20) = '1' else "00000";
   s shift 21 <= "10101" when B H(21) = '1' else "00000";
   s shift 22 <= "10110" when B H(22) = '1' else "00000";
   s shift 23 <= "10111" when s fb(23) = '1' else "00000";
   s in 01 \ll s fa when B H(1) = '1' else (others => '0');
   s_{in_0} = s_{in_0} 
   s_{in}_{03} \le s_{fa} when B_{H(3)} = '1' else (others => '0');
   s in 04 \ll 5 fa when B H(4) = '1' else (others => '0');
   s in 05 <= s fa when B H(5) = '1' else (others => '0');
   s_{in_06} \le s_{fa} when B_H(6) = '1' else (others \Rightarrow '0');
   s in 07 <= s fa when B H(7) = '1' else (others => '0');
   s_{in}_{08} \ll s_{fa} when B_{H(8)} = '1' else (others \Rightarrow '0');
   s in 09 <= s fa when B H(9) = '1' else (others => '0');
   s in 10 <= s fa when B H(10) = '1' else (others => '0');
   s_{in_{11}} <= s_{fa} \text{ when } B_{H(11)} = '1' \text{ else (others => '0')};
   s_{in}_{12} \ll s_{fa} when B_H(12) = '1' else (others \Rightarrow '0');
   s in 13 <= s fa when B H(13) = '1' else (others => '0');
   s_{in}_{14} \le s_{fa} \text{ when } B_{H}(14) = '1' \text{ else (others => '0')};
   s in 15 <= s fa when B H(15) = '1' else (others => '0');
   s in 16 <= s fa when B H(16) = '1' else (others => '0');
   s_{in}_{17} \ll s_{fa} when B_H(17) = '1' else (others \Rightarrow '0');
   s_{in}_{18} \ll s_{fa} \text{ when } B_{H}(18) = '1' \text{ else (others => '0')};
   s_in_19 <= s_fa when B_H(19) = '1' else (others => '0');
   s_{in}_{20} \ll s_{fa} when B_{H(20)} = '1' else (others \Rightarrow '0');
   s_{in}_{21} \ll s_{fa} when B_{H(21)} = '1' else (others \Rightarrow '0');
   s in 22 <= s fa when B H(22) = '1' else (others => '0');
```

Oct 06, 06 12:02	mant_mult.vhd	Page 5/9
s_in_23 <= s_fa <b>when</b> s_fb(23	3) = '1' <b>else</b> (others => '0');	
<pre>SHIFT_01 : LEFT_SHIFTER port map (     A =&gt; s_in_01,     S =&gt; s_shift_01,     O =&gt; pp_01     );</pre>		
<pre>SHIFT_02 : LEFT_SHIFTER port map (     A =&gt; s_in_02,     S =&gt; s_shift_02,     O =&gt; pp_02     );</pre>		
<pre>SHIFT_03 : LEFT_SHIFTER port map (     A =&gt; s_in_03,     S =&gt; s_shift_03,     O =&gt; pp_03     );</pre>		
<pre>SHIFT_04 : LEFT_SHIFTER port map (     A =&gt; s_in_04,     S =&gt; s_shift_04,     O =&gt; pp_04     );</pre>		
<pre>SHIFT_05 : LEFT_SHIFTER   port map (         A =&gt; s_in_05,         S =&gt; s_shift_05,         O =&gt; pp_05         );</pre>		
<pre>SHIFT_06 : LEFT_SHIFTER     port map (         A =&gt; s_in_06,         S =&gt; s_shift_06,         O =&gt; pp_06         );</pre>		
<pre>SHIFT_07 : LEFT_SHIFTER   port map (         A =&gt; s_in_07,         S =&gt; s_shift_07,         O =&gt; pp_07         );</pre>		
<pre>SHIFT_08 : LEFT_SHIFTER   port map (     A =&gt; s_in_08,     S =&gt; s_shift_08,     O =&gt; pp_08     );</pre>		
<pre>SHIFT_09 : LEFT_SHIFTER port map (    A =&gt; s_in_09,    S =&gt; s_shift_09,</pre>		

```
mant mult.vhd
Oct 06, 06 12:02
                                                                                 Page 6/9
     0 => pp_09
     );
SHIFT 10 : LEFT SHIFTER
  port map (
    A \Rightarrow s_{in_10},
     S => s shift 10,
     0 => pp_10
SHIFT_11 : LEFT_SHIFTER
   port map (
     A \Rightarrow s_{in_11},
     S \Rightarrow s_shift_{11}
     0 => pp_11
SHIFT 12 : LEFT SHIFTER
  port map (
    A => s_in_12,
     S => s_shift_12,
     0 => pp_12
     );
SHIFT_13 : LEFT_SHIFTER
  port map (
   A => s_in_13,
     S \Rightarrow s_shift_13,
     0 = pp_13
     );
SHIFT_14 : LEFT_SHIFTER
   port map (
     A \Rightarrow s_{in_1},
     S \Rightarrow s_shift_14
     0 = pp_14
     );
SHIFT_15 : LEFT_SHIFTER
   port map (
    A \Rightarrow s_{in_1},
     S \Rightarrow s_shift_15,
     0 = pp_15
     );
SHIFT_16 : LEFT_SHIFTER
   port map (
    A => s_{in}_{16},
     S \Rightarrow s_shift_16,
     0 => pp_16
     );
SHIFT_17 : LEFT_SHIFTER
   port map (
    A \Rightarrow s_{in}17,
     S \Rightarrow s_shift_17,
     0 = pp_17
SHIFT_18 : LEFT_SHIFTER
   port map (
     A \Rightarrow s_{in_1},
```

```
mant mult.vhd
Oct 06, 06 12:02
                                                                              Page 7/9
     S => s_shift_18,
     0 = pp_18
SHIFT_19 : LEFT_SHIFTER
  port map (
     A \Rightarrow s \text{ in } 19,
     S \Rightarrow s \text{ shift } 19.
     0 => pp 19
 SHIFT 20 : LEFT SHIFTER
  port map
     A \Rightarrow s in 20,
     S => s shift 20,
     0 = pp 20
SHIFT 21 : LEFT SHIFTER
  port map (
     A \Rightarrow s_{in}_{21}
     S => s_shift_21,
     0 = pp_21
SHIFT_22 : LEFT_SHIFTER
  port map (
     A \Rightarrow s in 22,
     S \Rightarrow s_shift_22,
     0 = pp_22
     );
 SHIFT_23 : LEFT_SHIFTER
  port map
     A => s_{in}_{23}
     S \Rightarrow s \text{ shift } 23.
     0 => pp 23
 STAGEO RRU7TO3 0 : RRU7 3
  port map (
     A_VAL => pp_00,
     B_VAL => pp_01,
     C VAL => pp 02,
     D_VAL => pp_03,
     E_VAL => pp_04,
     F_VAL => pp_05,
     G_VAL => pp_06,
     F0_VAL => s_stage0_output00,
     F1_VAL => s_stage0_output01,
     F2_VAL => s_stage0_output02
STAGE0_RRU7TO3_1 : RRU7_3
  port map (
     A_VAL => pp_07,
     B_VAL => pp_08
     C_VAL => pp_09,
     D VAL => pp 10,
     E_VAL => pp_11,
     F_VAL => pp_12,
     G_VAL => pp_13,
```

```
mant mult.vhd
Oct 06, 06 12:02
                                                                      Page 8/9
    F0_VAL => s_stage0_output03,
    F1_VAL => s_stage0_output04,
    F2 VAL => s stage0 output05
    );
STAGEO RRU7TO3 2 : RRU7 3
  port map (
    A VAL \Rightarrow pp 14,
    B VAL => pp 15,
    C VAL => pp 16,
    D VAL => pp_17,
    E VAL => pp 18,
    F VAL => pp 19,
    G VAL => pp 20,
    FO VAL => s stage0 output06,
    F1 VAL => s stage0 output07,
    F2 VAL => s stage0 output08
STAGEO_RRU3TO2_0 : RRU3_2
  port map (
    A_VAL => pp_21,
    B_VAL => pp_22,
    C_VAL => pp_23,
    F0 VAL => s stage0 output09,
    F1_VAL => s_stage0_output10
    );
STAGE1_RRU7TO3_0 : RRU7_3
  port map (
    A VAL => s stage0 output00,
    B_VAL => s_stage0_output01,
    C_VAL => s_stage0_output02,
    D VAL => s stage0 output03,
    E_VAL => s_stage0_output04,
    F VAL => s stage0 output05,
    G VAL => s stage0 output06,
    F0 VAL => s stage1 output00,
    F1_VAL => s_stage1_output01,
    F2 VAL => s stage1 output02
    );
STAGE1 RRU7TO3 1 : RRU7 3
  port map (
    A_VAL => s_stage0_output07,
    B_VAL => s_stage0_output08,
    C VAL => s stage0 output09,
    D_VAL => s_stage0_output10,
    E VAL => (others => '0'),
    F VAL => (others => '0'),
    G VAL => (others => '0'),
    FO_VAL => s_stage1_output03,
    F1 VAL => s stage1 output04,
    F2_VAL => s_stage1_output05
    );
STAGE2_RRU7TO3_0 : RRU7_3
  port map (
    A VAL => s stage1 output00,
    B_VAL => s_stage1_output01,
    C_VAL => s_stage1_output02,
    D VAL => s stage1 output03,
```

```
mant mult.vhd
Oct 06, 06 12:02
                                                                                Page 9/9
      E_VAL => s_stage1_output04,
      F_VAL => s_stage1_output05,
      G VAL \Rightarrow (others \Rightarrow '0'),
      F0_VAL => s_stage2_output00,
      F1_VAL => s_stage2_output01,
      F2_VAL => s_stage2_output02
  STAGE3_RRU3TO2_0 : RRU3_2
    port map (
      A_VAL => s_stage2_output00,
      B_VAL => s_stage2_output01,
      C_VAL => s_stage2_output02,
      F0_VAL => s_stage3_output00,
      F1_VAL => s_stage3_output01
 ADD PP ARRAY : ADDER64
    port map (
      A(63 \text{ downto } 48) \Rightarrow (\text{others } \Rightarrow '0'),
      A(47 downto 0) => s_stage3_output00,
      B(63 \text{ downto } 48) \Rightarrow (\text{others} \Rightarrow '0'),
      B(47 downto 0) => s_stage3_output01,
      C
                       => '0',
      0
                       => s_pp_sum_o,
      G
                       => s_pp_sum_q,
      P
                        => s_pp_sum_p
      );
end arch;
```

```
post norm.vhd
Oct 06, 06 12:02
                                                                            Page 1/1
-- File : post_norm.vhd
library ieee;
use ieee.std logic 1164.all;
entity post norm is
 port (
   N MANT: in std logic vector(47 downto 0);
   ADJ : out std_logic_vector(4 downto 0);
   O MANT : out std logic vector(22 downto 0)
end post norm;
architecture arch of post norm is
 signal s a shift : std logic vector(23 downto 0);
 signal s_s_shift : std_logic_vector(4 downto 0);
begin -- arch
 ADJ <= B"0_0001" when N_MANT(47) = '1' else
         B"0 0000";
 O_MANT <= s_a_shift(22 downto 0);</pre>
 s_a_shift <= N_MANT(47 downto 24) when N_MANT(47) = '1' else
               N MANT(46 downto 23) when N MANT(46) = '1' else
               N MANT(45 downto 22) when N MANT(45) = '1' else
               N_MANT(44 \text{ downto } 21) \text{ when } N_MANT(44) = '1' \text{ else}
               N_MANT(43 \text{ downto } 20) \text{ when } N_MANT(43) = '1' \text{ else}
               N MANT(42 downto 19) when N MANT(42) = '1' else
               N_MANT(41 \text{ downto } 18) \text{ when } N_MANT(41) = '1' \text{ else}
               N_MANT(40 downto 17) when N_MANT(40) = '1' else
               N MANT(39 downto 16) when N MANT(39) = '1' else
               N_MANT(38 downto 15) when N_MANT(38) = '1' else
               N MANT(37 downto 14) when N MANT(37) = '1' else
               N MANT(36 downto 13) when N MANT(36) = '1' else
               N_MANT(35 \text{ downto } 12) \text{ when } N_MANT(35) = '1' \text{ else}
               N MANT(34 downto 11) when N MANT(34) = '1' else
               N MANT(33 downto 10) when N MANT(33) = '1' else
               N MANT(32 downto 9) when N MANT(32) = '1' else
               N_MANT(31 downto 8) when N_MANT(31) = '1' else
               N MANT(30 downto 7) when N MANT(30) = '1' else
               N MANT(29 downto 6) when N MANT(29) = '1' else
               N_MANT(28 downto 5) when N_MANT(28) = '1' else
               N_MANT(27 downto 4) when N_MANT(27) = '1' else
               N MANT(26 downto 3) when N MANT(26) = '1' else
               N_MANT(25 downto 2) when N_MANT(25) = '1' else
               N_MANT(24 downto 1) when N_MANT(24) = '1' else
               N_MANT(23 downto 0);
end arch;
```

```
right shifter.vhd
Oct 05, 06 9:55
                                                                                  Page 1/2
-- File : right_shifter.vhd
library ieee;
use ieee.std logic 1164.all;
entity right shifter is
 port (
   A : in std logic vector(22 downto 0);
    S: in std logic vector(4 downto 0);
    0 : out std logic vector(22 downto 0)
end right shifter;
architecture arch of right shifter is
 component x 2 to 1 mux 46 is
    port (
      A : in std logic vector(47 downto 0);
      B : in std logic vector(47 downto 0);
      S : in std_logic;
      0 : out std_logic_vector(47 downto 0)
 end component x_2_to_1_mux_46;
  signal s 8 to 16 : std logic vector(47 downto 0);
  signal s_4_to_8 : std_logic_vector(47 downto 0);
 signal s_2_to_4 : std_logic_vector(47 downto 0);
 signal s_1_to_2 : std_logic_vector(47 downto 0);
 signal s_dont_care : std_logic_vector(24 downto 0);
begin -- arch
 -- 1-bit shift
 X21M_1 : x_2_{to_1_mux_46}
    port map (
      A(47 \text{ downto } 23) \Rightarrow (\text{others } \Rightarrow '0'),
      A(22 \text{ downto } 0) => A,
      B(47 \text{ downto } 22) \Rightarrow (\text{others } \Rightarrow '0'),
      B(21 \text{ downto } 0) \Rightarrow A(22 \text{ downto } 1),
                      => S(0).
      0
                        => s_1_to_2
      );
  -- 2-bit shift
 X21M_2 : x_2_{to_1_mux_46}
    port map (
                        => s_1_to_2,
      B(47 \text{ downto } 21) \Rightarrow (\text{others} \Rightarrow '0'),
      B(20 downto 0) => s_1_to_2(22 downto 2),
      S
                       => S(1),
      Ω
                        => s_2_{to_4}
      );
  -- 4-bit shift
 X21M_4 : x_2_{to_1_mux_46}
    port map (
                         => s_2_{to_4}
      B(47 \text{ downto } 19) \Rightarrow (others \Rightarrow '0'),
      B(18 \text{ downto } 0) => s_2_{to_4(22 \text{ downto } 4)},
                        => S(2),
      0
                        => s 4 to 8
```

```
Printed by Jason Mobarak
                                        right shifter.vhd
 Oct 05, 06 9:55
                                                                                       Page 2/2
       );
  -- 8-bit shift
  X21M 8 : x 2 to 1 mux 46
    port map (
                          => s 4 to 8,
      Α
       B(47 \text{ downto } 15) \Rightarrow (\text{others} \Rightarrow '0'),
       B(14 \text{ downto } 0) => s_4_{to}(22 \text{ downto } 8),
                         => S(3),
       Ο
                          => s 8 to 16
       );
  -- 16-bit shift
  X21M_16 : x_2_{to}1_{mux}46
    port map (
                          => s 8 to 16,
       B(47 \text{ downto } 7) => (\text{others} => '0'),
       B(6 \text{ downto } 0) => s 8 \text{ to } 16(22 \text{ downto } 16),
                          => S(4).
       O(47 downto 23) => s_dont_care,
       O(22 downto 0) => 0
       );
end arch;
```

```
sub 8.vhd
                                                                                                  Page 1/2
 Oct 06, 06 12:02
-- File : sub_8.vhd
library ieee;
use ieee.std logic 1164.all;
entity sub 8 is
  port (
    A : in std logic vector(7 downto 0);
     B : in std logic vector(7 downto 0);
     D : out std logic vector(7 downto 0)
end sub 8;
architecture arch of sub 8 is
  signal B cmpl : std logic vector(7 downto 0);
  signal P
                 : std logic vector(7 downto 0);
  signal G
                    : std logic vector(7 downto 0);
  signal C
                    : std logic vector(7 downto 0);
begin -- arch
  B cmpl <= not B;
           <= A xor B_cmpl;
            <= A and B cmpl;
  C(0) <= '1';
  D(7) \le P(7) \text{ xor } C(7);
  D(6) \le P(6) \text{ xor } C(6);
  D(5) \le P(5) \text{ xor } C(5);
  D(4) \le P(4) \text{ xor } C(4);
  D(3) \le P(3) \text{ xor } C(3);
  D(2) \le P(2) \text{ xor } C(2);
  D(1) \le P(1) \text{ xor } C(1);
  D(0) \le P(0) \text{ xor } C(0);
  C(1) <= G(0) or
              (P(0));
  C(2) <= G(1) or
              (P(1) \text{ and } G(0)) \text{ or }
              (P(1) \text{ and } P(0));
  C(3) <= G(2) or
              (P(2) \text{ and } G(1)) \text{ or }
              (P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or }
             (P(2) \text{ and } P(1) \text{ and } P(0));
  C(4) <= G(3) or
              (P(3) \text{ and } G(2)) \text{ or }
              (P(3) \text{ and } P(2) \text{ and } G(1)) \text{ or }
             (P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or }
             (P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0));
  C(5) <= G(4) or
              (P(4) \text{ and } G(3)) \text{ or }
              (P(4) \text{ and } P(3) \text{ and } G(2)) \text{ or }
              (P(4) and P(3) and P(2) and G(1)) or
             (P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or }
              (P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0));
  C(6) <= G(5) or
              (P(5) \text{ and } G(4)) \text{ or }
              (P(5) \text{ and } P(4) \text{ and } G(3)) \text{ or }
              (P(5) and P(4) and P(3) and G(2) or
             (P(5) and P(4) and P(3) and P(2) and G(1) or
              (P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or }
```

```
sub 8.vhd
  Oct 06, 06 12:02
                                                                                                                                   Page 2/2
                  (P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0));
   C(7) <= G(6) or
                  (P(6) \text{ and } G(5)) \text{ or }
                  (P(6) \text{ and } P(5) \text{ and } G(4)) \text{ or }
                  (P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } G(3)) \text{ or }
                  (P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } G(2)) \text{ or }
                  (P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } G(1)) \text{ or }
                  (P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } G(0)) \text{ or }
                  (P(6) \text{ and } P(5) \text{ and } P(4) \text{ and } P(3) \text{ and } P(2) \text{ and } P(1) \text{ and } P(0));
end arch;
```

```
tb add 16.vhd
Oct 06, 06 12:02
                                                                          Page 1/1
-- File : tb_add_16.vhd
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity TB ADDER8 is
end entity TB ADDER8;
architecture TB ADDER8 of TB ADDER8 is
 component add_16 is
   port (
     A : in std_logic_vector (15 downto 0);
      B : in std_logic_vector (15 downto 0);
      C : in std_logic;
     0 : out std_logic_vector (15 downto 0);
      G : out std_logic;
      P : out std logic);
 end component add 16;
 signal X_CIN_H : std_logic;
 signal X A VAL : std logic vector (15 downto 0);
 signal X_B_VAL : std_logic_vector (15 downto 0);
 signal X_F_OUT : std_logic_vector (15 downto 0);
 signal X_G_H : std_logic;
 signal X_P_H : std_logic;
begin
 UUT : ADD_16
   port map
     C => X_CIN_H,
     A => X_A_VAL
     B \Rightarrow X B VAL,
     O => X_F_OUT,
     G => X G H,
     P => X_P_H
     );
 STIMULUS PROC :
 process
 begin
   X_A_VAL <= X"0000"; X_B_VAL <= X"0000"; X_CIN_H <= '0';
   wait for 100 ns;
   X_A_VAL <= X"0000"; X_B_VAL <= X"0000"; X_CIN_H <= '1';
   wait for 100 ns;
   X_A_VAL <= X"00FF"; X_B_VAL <= X"00FF"; X_CIN_H <= '0';</pre>
   wait for 100 ns;
   X_A_VAL <= X"00FF"; X_B_VAL <= X"00FF"; X_CIN_H <= '1';</pre>
   wait for 100 ns;
   X_A_VAL <= X"0055"; X_B_VAL <= X"00AA"; X_CIN_H <= '0';</pre>
   wait for 100 ns;
   X_A_VAL <= X"0055"; X_B_VAL <= X"00AA"; X_CIN_H <= '1';
   wait for 100 ns;
   X_A_VAL <= X"0355"; X_B_VAL <= X"01AA"; X_CIN_H <= '1';
   wait for 100 ns;
   X_A_VAL <= X"FFFF"; X_B_VAL <= X"FFFF"; X_CIN_H <= '0';</pre>
   wait for 100 ns;
 end process;
end architecture TB_ADDER8;
```

```
tb mult 32.vhd
 Oct 06, 06 12:02
                                                                        Page 1/2
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use STD.TEXTIO.all;
use IEEE.STD_LOGIC_TEXTIO.all;
entity TB FP MULT is
end entity TB FP MULT;
use WORK.all;
architecture TB FP MULT of TB FP MULT is
component FP MULT is
 port (
   A_H : in STD_LOGIC_VECTOR ( 31 downto 0 );
   B_H : in STD_LOGIC_VECTOR ( 31 downto 0 );
   O H : out STD LOGIC VECTOR ( 31 downto 0 )
end component FP MULT;
signal A INPUT : STD LOGIC VECTOR ( 31 downto 0 );
signal B_INPUT : STD_LOGIC_VECTOR ( 31 downto 0 );
signal F_DETAILED : STD_LOGIC_VECTOR ( 31 downto 0 );
alias A_EXP : STD_LOGIC_VECTOR ( 7 downto 0 ) is A_INPUT ( 30 downto 23 );
alias B EXP : STD LOGIC VECTOR ( 7 downto 0 ) is B INPUT ( 30 downto 23 );
signal A_EXP_INT : INTEGER;
signal B_EXP_INT : INTEGER;
signal R EXP INT : INTEGER;
signal CLOCK : STD_LOGIC;
signal CYCLE : INTEGER := 0;
UUT DETAILED: FP MULT
 port map (
   A H => A INPUT,
   B H => B INPUT,
   O H => F DETAILED
 );
CYCLE PROC:
 process
  begin
   CLOCK <= '1';
   wait for 100 ns;
   CLOCK \leq '0';
   wait for 100 ns;
   CYCLE <= CYCLE + 1;
  end process;
 A_EXP_INT <= CONV_INTEGER ( A_EXP ) - 127 ;
 B EXP INT <= CONV INTEGER ( B EXP ) - 127;
 R_EXP_INT <= A_EXP_INT + B_EXP_INT;</pre>
DATA PROC:
 process ( CLOCK ) is
  type DATA_STOR is array ( 0 to 31 ) of STD_LOGIC_VECTOR ( 31 downto 0 );
  constant A_VALS : DATA_STOR := (
   x"3D800000", x"3F800000", x"BF800000", x"3F8F0000", -- 0, 1, 2, 3
```

```
tb mult 32.vhd
 Oct 06, 06 12:02
                                                                          Page 2/2
    X"BF800000", X"3F800000", X"3F000000", X"3F890000", -- 4, 5, 6, 7
    X"BF000000", X"42C80000", X"42C80000", X"C2C80000", -- 8, 9, 10, 11
    X"41D80000", X"C1D80000", X"4620F800", X"4620F800", -- 12, 13, 14, 15
    X"49791900", X"49791900", X"42CA0000", X"C1D80000", -- 16, 17, 18, 19
    x"C2CE0000", x"42CE0000", x"497E07A0", x"C97E07A0", -- 20, 21, 22, 23
    X"1F0AC723", X"269117C6", X"269FF7C6", X"5F0AC723", -- 24, 25, 26, 27
   x"733A4000", x"E85B79A2", x"41700000", x"4640E400" -- 28, 29, 30, 31
 constant B VALS : DATA STOR := (
    x"3D000000", x"3F800000", x"3F800000", x"BF800000"
    X"BF800000", X"3F000000", X"3F870000", X"BF00A000",
    X"3F800000", X"3F800000", X"BF800000", X"C0400000",
    X"43110000", X"43110000", X"3E800000", X"BE800000"
    X"42CC0000", X"C2CC0000", X"49791900", X"49FCB8F0"
    x"448FC000", x"C481C000", x"497E07B0", x"497E07B0",
    X"1E9FF7C6", X"5F0AC723", X"269FF7C6", X"5F0AC723",
   X"685B79A2", X"733A4000", X"43988000", X"45D42800"
 variable FIRST : BOOLEAN := TRUE;
 variable INDEX : INTEGER := 0;
 begin
   if RISING_EDGE ( CLOCK ) or (FIRST = TRUE ) then
     INDEX := CYCLE mod 32;
     A_INPUT <= A_VALS(INDEX);
      B INPUT <= B VALS(INDEX);
     FIRST := FALSE;
    end if;
 end process;
RECORDING_PROC:
 process ( CLOCK ) is
 file OUT_FILE: TEXT open WRITE_MODE is "outputvals.txt";
 variable BUF : LINE;
                                             -- set BUF up to send line
 constant STR : STRING ( 1 to 3 ) := " ";
 variable TM : TIME;
    if CLOCK'EVENT and CLOCK = '1' and CYCLE > 1 then -- if rising edge
      WRITE ( BUF, CYCLE );
      WRITE ( BUF, STR );
      HWRITE ( BUF, A_INPUT );
      WRITE ( BUF, STR);
      HWRITE ( BUF, B_INPUT );
      WRITE ( BUF, STR);
      WRITE ( BUF, STR);
      HWRITE ( BUF, F_DETAILED );
      WRITE ( BUF, STR);
      WRITE
            ( BUF, NOW);
      WRITE ( BUF, STR);
      TM := F_DETAILED'LAST_EVENT;
      WRITE ( BUF, TM );
      WRITELINE (OUT_FILE, BUF);
                                            -- and send to file
    end if;
 end process;
end TB_FP_MULT;
```

```
tb right shifter.vhd
 Oct 06, 06 12:02
-- File : tb_right_shifter.vhd
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity to right shifter is
end entity to right shifter;
architecture tb right shifter of tb right shifter is
  component right_shifter is
    port (
      A : in std_logic_vector(22 downto 0);
      S : in std_logic_vector(4 downto 0);
      0 : out std logic vector(22 downto 0)
  end component right_shifter;
  signal X_A_VAL : std_logic_vector(22 downto 0);
  signal X_S_VAL : std_logic_vector(4 downto 0);
  signal X_0_OUT : std_logic_vector(22 downto 0);
begin
 UUT : right_shifter
    port map
      A => X_A_VAL
      S => X_S_VAL,
      O => X O OUT);
-- 01_0001_1100_1011_0100_1101
-- 11<u>_</u>1110<u>_</u>1111<u>_</u>1111_1110_0100
-- 10_0101_0101_0110_0001_1111
-- 10_1100_0101_1101_0001_0100
 STIMULUS_PROC :
 process
  begin
    X A VAL <= B"000 0101 0100 0010 1000 0001";
    X S VAL <= B"0 0001";
    wait for 100 ns;
    X_A_VAL <= B"000_0000_0000_0000_0001_0111";</pre>
    X S VAL <= B"0 0010";
    wait for 100 ns;
    X_A_VAL <= B"000_1000_1000_1000_0001_1010";</pre>
    X S VAL <= B"0 0100";
    wait for 100 ns;
    X_A_VAL <= B"010_0001_1100_1001_1111_0101";</pre>
    X_S_VAL <= B"0_1000";
    wait for 100 ns;
    X_A_VAL <= B"101_1101_1010_1011_1010_0000";</pre>
    X S VAL <= B"1 0000";
    wait for 100 ns;
    X_A_VAL <= B"010_1100_0001_0101_0101_0001";</pre>
    X S VAL <= B"0 0011";
    wait for 100 ns;
    X_A_VAL <= B"010_0111_0010_1001_1111_0000";</pre>
```

```
tb right shifter.vhd
 Oct 06, 06 12:02
                                                                            Page 2/2
    X_S_VAL <= B"0_0101";
    wait for 100 ns;
    X A VAL <= B"001 0000 0001 0110 0100 1111";
    X_S_VAL <= B"0_0110";
    wait for 100 ns;
  end process;
end architecture tb right shifter;
```

Page 1/2

```
x_2_to_1_mux_46.vhd
                                                                       Page 1/1
 Oct 05, 06 9:55
-- File : x_2_to_1_mux_46.vhd
library ieee;
use ieee.std_logic_1164.all;
entity x_2_{to_1_mux_46} is
 port (
   A : in std_logic_vector(47 downto 0);
   B : in std_logic_vector(47 downto 0);
    S : in std_logic;
    0 : out std_logic_vector(47 downto 0)
    );
end x_2_to_1_mux_46;
architecture arch of x_2_to_1_mux_46 is
begin -- arch
 with S select
   0 <=
   Α
                   when '0',
    В
                   when '1',
    (others => 'X') when others;
end arch;
```

```
x_2_to_1_mux.vhd
                                                                                         Page 1/1
 Oct 06, 06 12:02
-- File : x_2_to_1_mux.vhd
library ieee;
use ieee.std_logic_1164.all;
entity X_2_to_1_mux is
 port (
   A: in std_logic_vector(47 downto 0);
B: in std_logic_vector(47 downto 0);
S: in std_logic;
    0 : out std_logic_vector(47 downto 0)
end x_2_to_1_mux;
architecture arch of x_2_to_1_mux is
begin -- arch
  with S select
    0 <=
                        when ^{\prime}0^{\prime}, when ^{\prime}1^{\prime},
    Α
    В
    (others => 'X') when others;
end arch;
```