

Algorithmic State Machine

Reference

- Digital Design, 4th Edition, M. Morris R. Mano, Michael D. Ciletti, 2007
- Chapter 8






Sequential Machine Implementation

- Binary information in a digital system:
 - Data: manipulated by arithmetic and logic operations implemented by adders, decoders, multiplexers, counters, shift registers
 - Control: Command signals that coordinate and execute the data processing
- Design of the digital system:
 - Data Path Unit:
 - Functional blocks
 - Operates on words of data.
 - Contains structures such as memories, registers, ALUs, and multiplexers.
 - Example: 32-bit ARM architecture, has a 32-bit datapath.
 - Control Unit:
 - receives the status signals (later: current instruction) from the datapath
 - Sends control signals (later: commands how to execute that instruction) to the datapath

 produces multiplexer select, register enable, and memory write signals to control the operation of the datapath.



9/28/2025

EE445 2025



Finite State Machines

- Digital Systems and especially their Controllers can be described as Finite State Machines (FSMs).
- FSMs are sequential circuits.
- Finite State Machines can be represented using
 - State Diagrams and State Tables suitable for simple digital systems with a relatively few inputs and outputs
 - Algorithmic State Machine (ASM) Charts suitable for complex digital systems with a large number of inputs and outputs






Algorithmic State Machine (ASM)

- A special flowchart to define hardware algorithms
- Describes:
 - the sequence of events
 - the timing relationship between the states of the sequential controller
 - the events that occur while going from one state to another






 Describes the state of the system and the machine operation during one clock pulse interval



 Contains exactly one state box together with decision boxes and conditional output boxes associated with that ASM block


state Binary code ASM chart state box State name: (register operations indicated in Moore-type output signals state box occurs when machine makes a transition from this state Unconditional register operations to next state) ASM chart decision box condition ASM chart conditional Conditional (Mealy) box outputs and register operations EE445 2025

Has exactly one entrance path and one or more exit paths.





8

The input path to a conditional box must come from a decision box.











Equivalent State Transition Diagram




Only one of the outputs is 1 during a clock pulse











Timing: All unconditional/conditional register operations specified within the block T_1 occur synchronously at the edge transition of the same clock pulse while the system goes from T_1 to the next state












Summary




- Transitions are governed by clock
- Transitions take place between ASM blocks
- For a given input combination, there is one unique exit path from the current ASM block
- The exit path of an ASM block must always lead to a state box.
- The state box can be the state box of the current ASM block or a state box of another ASM block.






ASM Chart Styles



ASM chart showing Datapath and controller





ASM chart showing control signals





Controller Styles





- Controller Logic creates the State Signals
- More structured

Controller Logic creates the Control (output) Signals




Algorithmic State Machine and Datapath (ASMD) Chart

- Associates register operations with state transitions rather than with states
 - Register operations are not shown within a state box
 - The edges are annotated with register operations that are concurrent with state transition indicated by the edge
 - Conditional boxes identify the signals which control the register operations that annotate the edges of the chart.



ASMD Chart







- Given: Two JK FFs E and F, and one four-bit binary counter A[3:0].
- A signal, Start, initiates the system's operation by clearing the counter A and FF F.
- At each subsequent clock pulse, the counter is incremented by 1 until the operations stop.
- Counter bits A₂ and A₃ determine the sequence of operations
- If A₂=0, E is cleared to 0 and the count continues.
- If $A_2=1$, E is set to 1 and
 - if A_3 =0, the count continues
 - if A₃=1, F is set to 1 on the next clock pulse and the system stops counting (and goes back to the initial state).
- If Start = 0, the system remains in the initial state
- If Start =1, the operation cycle repeats





Reset b One clock INITIAL State period $A \leftarrow 0$ F**←**0 .01 $A \leftarrow A+1$ E**←**0 One clock A_2 period Sequence of operations in E←1 One clock F**←**1 period


ASM Chart and Operation Sequence

- If Start = 0, the system remains in the initial state
- Start, initiates the system's operation: $A \leftarrow 0$, $F \leftarrow 0$
- At each subsequent clock pulse, the counter is incremented by 1 until the operations stop.
- If $A_2=0$, $E \leftarrow 0$ (E is reset), the count continues.
- If $A_2=1$, $E\leftarrow 1$ (E is set) and
 - if $A_3=0$, the count continues
 - if $A_3=1$, F is set to 1 on the next clock pulse and the system stops counting (and goes back to the initial state).
- If Start = 0, the system remains in the initial state
- If Start =1, the operation cycle repeats



time

ASM Chart and Operation Sequence $S \in A, A \in A, F \in A$




_										
Counter				er	FI	lip ops	Present State	Conditions	Next State	l
	A_3	A_2	A ₁	A_0	Ε	F				
	0	1	0	0	0	0	T ₁	$A_2=1, A_3=0$	T ₁	set_E
	0	~	0	1	1	0				incr_A
	1	0	0	0	1	0	T ₁	$A_2=0, A_3=1$	T ₁	clr_E
	1	0	0	1	0	0				incr_A

- All decision boxes are checked with the values at the beginning of the clock pulse
- Register/FF operations are executed during the transition of the clock pulse and the updated values are effective at the beginning of the next clock pulse

ASM Chart and


Operation Sequence



	ું	7	- I.	, A	$\overline{}$	U, I	- ← ∪			
			unte		F	lip ops		Conditions	Next State	
	A_3	A_2	A ₁	A_0	Ε	F]			
ı	0	0	0	0	Х	0	T ₁	A ₂ =0, A ₃ =0	T ₁	clr_E
ı	0	0	0	1	0	0				incr_A
ı	0	0	1	0	0	0				
ı	0	0	1	1	0	0				
ı	0	1	0	0	0	0	T ₁	$A_2=1, A_3=0$	T ₁	set_E
ı	0	1	0	1	1	0				incr_A
ı	0	1	1	0	1	0]			
ı	0	1	1	1	1	0]			
ı	1	0	0	0	1	0	T ₁	$A_2=0, A_3=1$	T ₁	clr_E
ı	1	0	0	1	0	0				incr_A
ı	1	0	1	0	0	0				
ı	1	0	1	1	0	0				
l	1	1	0	0	0	0	T ₁	$A_2=1, A_3=1$	T ₂	set_E incr_A
ı	1	1	0	1	1	0	T ₂		T ₀	set_F
	1	1	0	1	1	1	T ₀		Depends on S	clr_A_F
₩.										



State Transition Diagram




One clock	
period	

CONTROL	DATAFLOW
$T_0 \rightarrow T_1$, clr_A_F:	A←0,F←0
$T_1 \rightarrow T_1$, incr_A:	A←A+1
if (A2=1) then set_E:	E←1
if (A2=0) then clr_E:	E←0
$T_1 \rightarrow T_2$, incr_A, set_E:	A←A+1, E←1
$T_2 \rightarrow T_0$, set_F:	F←1

One clock period

One clock period




Reset b

₩ 00






ASM Chart and the Controller (1)




 Controller Logic creates the State Signals







Controller and Datapath (1)



ASM Chart and the Controller (2)

Status signals

Control (command) signals

Controller

Controller

Start

Control (command)

Status signals

Control (command)

Signals

Control (command)

Signals

A

Control (command)

Signals

A

Control (command)

Signals

A


Control (command)

Signals

Control (command)

Signa

Controller Logic creates the output Signals






00 Initial State R1←Parallel Input R2←All ones 01 R2←R2+1 10 Shift R1 to E 11

A Note on Controller Styles

- For this ASM Chart T₃ only spends a clock pulse, no output is created.
- Controller Logic that creates the State Signals is a more structured representation.




Controller and Datapath (2)







Other ASM Chart Styles



9/28/2025

EE445 2025

Reset b One clock INITIAL State period A (0 F**←**0 .01 A←A+1 E**←**0 One clock period A_2 E**←**1 A_3 One clock F**←**1 period

Controller State Table

	ı	esent tate	Inputs				Next state		Outputs				
Present State Symbols	G ₁	G ₀	S	A ₂	A ₃	Next State Symbols	_ G₁	G ₀		CIr_E	Set_F	Clr_A_F	Incr_A
T ₀	0	0	0	Х	Х	T ₀	0	0	0	0	0	0	0
T ₀	0	0	1	х	Х	T ₁	0	1	0	0	0	1	0
T ₁	0	1	Χ	0	Х	T ₁	0	1	0	1	0	0	1
T ₁	0	1	Χ	1	0	T ₁	0	1	1	0	0	0	1
T ₁	0	1	Χ	1	1	T ₂	1	1	1	0	0	0	1
T ₂	1	1	Χ	Х	Х	T ₀	0	0	0	0	1	0	0

State assignment:

 T_0 : 00 (G₁'G₀') T_1 : 01 (G₁'G₀) Unused: 10 (G₁G₀') T_2 : 11 (G₁G₀)





Controller Implementation Styles

- Formal sync. cct. design using any type of FF (use the excitation tables for the used FFs and obtain the minimal cct.)
- D-FFs and decoder
- 3. One FF per state (one hot FF-state assignment)
- 4. Multiplexer (modified D-FF)
- We will do the implementation for the controller that generates the state signals (T_2, T_1, T_0) .
- The output signals are:
 - Set_ $E=T_1A_2$
 - $CIr_E=T_1A_2$
 - Set_F=T₂
 - $CIr_A_F=T_0S$
 - Incr_A=T₁





Formal Sequential Circuit

- 2 state variables G₁G₀→Use
 2 JK FFs with inputs J₁K₁,
 J₀K₀
- 5 Inputs: Present State (G₁G₀), S(tart), A₂A₃→5-input K-maps for next state and outputs
- 3 Outputs: Present state
 (T₀T₁T₂), only one state signal
 is 1 during the clock pulse

_		_								
Pre	esent		Inpu	ts	N∈	ext	Output			
	tate		•		sta	ate	(State Signals)			
	iaio					410	(State Signals)			
							TO	T1	T2	
G₁	G_0	S	A ₂	A ₃	G₁	G ₀				
0	0	0	Х	Х	0	0	1	0	0	
0	0	1	Х	Х	0	1	1	0	0	
0	1	Х	0	Х	0	1	0	1	0	
0	1	Х	1	0	0	1	0	1	0	
0	1	Х	1	1	1	1	0	1	0	
1	1	Х	Х	Х	0	0	0	0	1	

7 K-maps with 5 inputs each





Formal Sequential Circuit


•
$$J_1=G_0A_2A_3$$

•
$$J_0 = S$$

•
$$K_0 = G_1$$

	esent tate		Inpu	ts	l	ext ate	Output (State Signals)			
G₁	G ₀	s	A ₂	A ₃	_ G₁	G ₀	ТО	T1	T2	
0	0	0	Х	Х	0	0	1	0	0	
0	0	1	х	Х	0	1	1	0	0	
0	1	Х	0	Х	0	1	0	1	0	
0	1	Х	1	0	0	1	0	1	0	
0	1	Х	1	1	1	1	0	1	0	
1	1	Х	Х	Х	0	0	0	0	1	

Formal Sequential Circuit








DFFs and a decoder

	esent tate		Inpu	ts	l	ext ate	Output (State Signals)			
G₁	G ₀	S	A ₂	A ₃	G₁	_ G₀	T0	T1	T2	
0	0	0	Х	Х	0	0	1	0	0	
0	0	1	Х	Х	0	1	1	0	0	
0	1	Х	0	Х	0	1	0	1	0	
0	1	Х	1	0	0	1	0	1	0	
0	1	Х	1	1	1	1	0	1	0	
1	1	Х	Х	Х	0	0	0	0	1	

- The next state is D-FF input
- 2 D-FFs with inputs D_1 , D_0
- $D_1 = G_1'G_0A_2A_3$
- $D_0 = G_1'G_0'S + G_1'G_0$



DFFs and a decoder



• $D_1 = G_1'G_0A_2A_3$


•
$$D_0 = G_1'G_0'S + G_1'G_0$$

Reset_b is not shown. It is connected to asynchronous clear of FFs





One FF per State




- $D_0 = S'T_0 + T_2$
- $D_1 = ST_0 + A_2A_3'T_1 + A_2'T_1$ = $ST_0 + (A_2' + A_3')T_1$
- $D_2 = A_2 A_3 T_1$





One FF per State



- $D_0 = S'T_0 + T_2$
- $D_1 = ST_0 + A_2A_3'T_1 + A_2'T_1$ = $ST_0 + (A_2' + A_3')T_1$

• $D_2 = A_2 A_3 T_1$

We get $T_0T_1T_2$ =100 as initial state by applying Reset_b





Multiplexer (modified D-FF)

- Use n 2ⁿx1 multiplexers and a nx2ⁿdecoder
- n: number of state variables,
- state variables are the mux selects
- Mux outputs are the next states




Multiplexer (modified D-FF)

- Our example:
 - n=2, selects: G_1G_0
 - From DFF and a decoder design:
 - $-D_1=G_1'G_0A_2A_3$
 - $-D_0=G_1'G_0'S+G_1'G_0$
- $D_1 = G_1'G_0'0 + G_1'G_0A_2A_3 + G_1G_0'0 + G_1G_00$
- $D_0 = G_1'G_0'S + G_1'G_01 + G_1G_0'0 + G_1G_00$






Multiplexer (modified D-FF)



Reset_b is not shown. It is connected to asynchronous clear of FFs







Present S	tate	Next St	ate	Input Conditions	х	у	z	w
Name	G ₁ G ₀	Name	$\overline{G}_1\overline{G}_0$	Conditions				
Р	00	Q	01	x'y	0	1	х	x
	00	R	10	x'y'	0	0	х	x
	00	S	11	x	1	х	х	x
Q	01	Р	00	w'	х	х	Х	0
	01	R	10	w	х	х	х	1
R	10	Р	00	Clock pulse	х	х	х	x
S	11	Р	00	x'z	0	х	1	x
	11	R	10	XZ	1	х	1	х
	11	S	11	z'	х	х	0	х



Present S	tate	Next St	ate	Input Conditions	х	у	z	w
Name	G ₁ G ₀	Name	$\overline{G}_1\overline{G}_0$	Conditions				
Р	00	Q	01	x'y	0	1	х	Х
	00	R	10	x'y'	0	0	х	х
	00	S	11	х	1	х	Х	х
Q	01	Р	00	w'	х	х	Х	0
	01	R	10	w	х	х	х	1
R	10	Р	00	Clock pulse	х	х	х	Х
S	11	Р	00	x'z	0	х	1	Х
	11	R	10	XZ	1	х	1	х
	11	S	11	z'	х	х	0	х

•
$$DG_1=G_1'G_0'(x'y'+x)+G_1'G_0w+G_1G_0'0+G_1G_0(xz+z')$$


= $G_1'G_0'(x+y')+G_1'G_0w+G_1G_0'0+G_1G_0(x+z')$

•
$$DG_0=G_1'G_0'(x'y+x)+G_1'G_00+G_1G_0'0+G_1G_0z'$$

= $G_1'G_0'(x+y)+G_1'G_00+G_1G_0'0+G_1G_0z'$




Example 2 Controller



- $DG_1=G_1'G_0'(x+y')+G_1'G_0w+G_1G_0'0+G_1G_0(x+z')$
- $DG_0=G_1'G_0'(x+y)+G_1'G_00+G_1G_0'0+G_1G_0z'$








- The circuit counts the number of 1s in the number loaded in R1 and sets R2 to the binary representation of that value.
- To do this the shifted value from R1 to E is checked and count signal for R2 is generated
- Shifting R1 to E: Loads R1_{n-1} (the most significant bit of R1) in E and R1 is shifted left in the same clock pulse. E is cleared otherwise.
- E acts as the nth bit of the shift register









- The operation of the circuit starts with the external input S
- E: The state of the E FF
- Z: Signal to indicate whether the R1 contains all zeros or not,
- i.e. Z = 1 if R1 = 0 and Z=0 if $R1 \neq 0$








ASM Chart for Example 3




Example: R1, R2 4 bit registers.











ASM Chart for Example 3



Example: R1, R2 4 bit registers.






Operation


1s in R1.

stops, R2 has


the number of

Datapath for Example 3









Present State		Next State		Input	MUX1	MUX0
Name	G₁G₀	Name	$\overline{G}_1\overline{G}_0$	Conditions		
T ₀	00	T ₀	00	S'	0	S
	00	T ₁	01	S		
T ₁	01	T ₀	00	Z	Z'	0
	01	T ₂	10	Z'		
T ₂	10	T ₃	11	Clock pulse	1	1
T ₃	11	T ₁	01	E	E'	Е
	11	T ₂	10	E'		


- $DG_1=G_1'G_0'0+G_1'G_0Z'+G_1G_0'1+G_1G_0E'$
- $DG_0=G_1'G_0'S+G_1'G_00+G_1G_0'1+G_1G_0E$





Controller for Example 3

Present State



• $DG_1=G_1'G_0'0+G_1'G_0Z'+G_1G_0'1+G_1G_0E'$

Next State

• $DG_0=G_1'G_0'S+G_1'G_00+G_1G_0'1+G_1G_0E$







MUX1

Input

MUX0




Example 4 Datapath





Example 4 Controller



Present State		Next State		Input	MUX1	MUX0
Name	G ₁ G ₀	Name	$\overline{G}_1\overline{G}_0$	Conditions		
T ₀	00	T ₀	00	S'	0	S
	00	T ₁	01	S		
T ₁	01	T ₂	10	X	1	Υ
	01	T ₃	11	Υ		
	01	T ₂	10	Z		
T ₂	10	T ₀	00	Clock pulse	0	0
T ₃	11	T ₀	00	Clock pulse	0	0

- $DG_1=G_1'G_0'0+G_1'G_01+G_1G_0'0+G_1G_00$
- $DG_0=G_1'G_0'S+G_1'G_0Y+G_1G_0'0+G_1G_00$






Example 5 Sequential Binary Multiplier

Algorithm M₁:


```
A←0, i=n;
repeat
{ if (Q[0]=1 then A←A+B;
 Q←shr Q;
 B←shl B; (insert 0 from right)
 dec i;
} until i=0
```

The above algorithm requires all registers to have shift capability



 $A \leftarrow B*Q$ (B: 2n bits, Q: n bits, A: 2n bits)

Register sizes required



Q: n bits

A: 2n bits






Example 5 Sequential Binary Multiplier

Alternatively:

- Instead of shifting the multiplicand towards left, shift the partial products towards right
- when LSB of Q=0, do not add



Algorithm M₂:

```
A←0, C←0; i=n;
repeat
{ dec i;
if (Q[0]=1 then
CA←A+B;
CAQ←shr CAQ
} until i=0
```



B: n bits

Q: n bits

A: n bits C: 1 bit (carry)

C, A and Q together constitute

[C,A,Q]: 2n+1 bits





Example 5 Sequential Binary Multiplier 1 1 1


С	А				Q			
0	0	0	0	0	1	1	0	1

Q[0]=1 then $CA \leftarrow A + B$;

С	Α				Q			
0	1	1	1	0	1	1	0	1

CAQ←shr CAQ (insert 0 from left)

С	Α				Q				
0	0	1	1	1	0	1	1	0	



```
Algorithm M<sub>2</sub>:
```


```
A←0, Č←0; i=n;
repeat
{ dec i;
  if (Q[0]=1 then
    CA←A+B;
  CAQ←shr CAQ (insert 0 from left)
} until i=0
```





Example 5 Sequential Binary

Multiplier



Q[0]=0 CAQ←shr CAQ (insert 0 from left)


С	А			Q				
0	0	0	1	1	1	0	1	1

Q[0]=1 then $CA \leftarrow A + B$;

С	Α							
1	0	0	0	1	1	0	1	1

CAQ←shr CAQ (insert 0 from left)

С	Α					Q			
0	1	0	0	0	1	1	0	1	




Algorithm M₂:

```
A←0, Č←0; i=n;
repeat
{ dec i;
  if (Q[0]=1 then
     CA←A+B;
  CAQ←shr CAQ (insert 0 from left)
} until i=0
```










Example 5 Sequential Binary

Multiplier




Q[0]=1 then $CA \leftarrow A+B$;

С					Q			
1	0	1	1	0	1	1	0	1

CAQ←shr CAQ (insert 0 from left)

С	Α					Q			
0	1	0	1	1	0	1	1	0	




Algorithm M₂:

```
A←0, C←0; i=n;
repeat
{ dec i;
  if (Q[0]=1 then
      CA←A+B;
      CAQ←shr CAQ (insert 0 from left)
} until i=0
```







Example 5 ASM Chart





Example 5 Data Path






Parallel Load

- Pzero

Example 5 Controller Logic: MUX



Present State		Next State		Input	MUX1	MUX0	
Name	G ₁ G ₀	Name	$\overline{G}_1\overline{G}_0$	Conditions			
T ₀	00	T ₀	00	S'	0	S	
	00	T ₁	01	S			
T ₁	01	T ₂	10	Clock Pulse	1	0	
T ₂	10	T ₁	01	Pzero'	0	Pzero'	
	10	T _o	00	Pzero			






Example 5 Controller Logic:

Reset b 00 Initial State A←0 C←0 P←n B ←Multiplicand Q ←Multiplier 01 P←P-1 Q[0] [C,A]←A+B T_2 [C,A,Q]←shr [C,A,Q] C**←**0 Pzero

1FF/State



- D₀=S'T₀+PzeroT₂
- $D_1=ST_0+Pzero'T_2$
- D₂=T₁






Execution

Multiplicand B=1110 Multiplier Q=1101 n=4 S=1

Each row shows the state at the beginning of the clock pulse. The control signals take effect at the end of the clock pulse.


PS	С	Α	Q	В	Р	status NS		outputs				
						Q[0]	Pzero		Load_Init	Add	ShrA	Dec
T_0								T ₁	1	0	0	0
T ₁	0	0000	1101	1110	100	1	0	T ₂	0	1	0	1
T ₂	0	1110	1101	1110	011	1	0	T ₁	0	0	1	0
T ₁	0	0111	0110	1110	011	0	0	T ₂	0	0	0	1
T_2	0	0111	0110	1110	010	0	0	T ₁	0	0	1	0
T_1	0	0011	1011	1110	010	1	0	T_2	0	1	0	1
T_2	1	0001	1011	1110	001	1	0	T ₁	0	0	1	0
T ₁	0	1000	1101	1110	001	1	0	T_2	0	1	0	1
T_2	1	0110	1101	1110	000	1	1	T_0	0	0	1	0
T_0	0	1011	0110	1110	000	0	1					

Load_Init=S.T $_0$ Add= T $_1$.Q[0] ShrA= T $_2$ Dec= T $_1$









Algorithmic State Machine