

Register Transfer Language (RTL)

Microoperations

- An elementary operation performed on the information stored in one or more registers
- Performed during one clock pulse time
- The functions built into registers are examples of microoperations
 - Shift
 - Load
 - Clear
 - Increment





Register Transfer Level

- Register Transfer Level definition of a computer:
 - Set of registers
 - Data transfers and transformations in the registers
 - Set of allowable microoperations provided by the organization of the computer
 - Control signals that initiate the sequence of microoperations (to perform the functions)





Register Transfer Language (RTL)

- A symbolic language
- Describes the sequences of microoperations among the registers
- There is no standard form
- A convenient tool for describing the internal organization of digital computers
- Can also be used to facilitate the design process of any digital system.





Register Designation


- Registers are designated by capital letters, sometimes followed by numbers (e.g., A, R13, IR)
- Often the names indicate function:
 - MAR memory address register
 - PC program counter
 - IR instruction register





Register Designation

Showing Registers





Basic Symbols Register Transfer

Symbols	Description	Examples
Capital letters	apital letters Denotes a register	
& numerals		
Parentheses ()	Denotes a part of a register	R2(0-7), R2(L)
Arrow ←	Denotes transfer of information	R2 ← R1
Colon :	Denotes termination of control function	P:
Comma ,	Separates two micro-operations	$A \leftarrow B, B \leftarrow A$





7

Register Transfer: Parallel Transfer

- R2 ←R1
- Microoperation, in one clock
- Load/Copy the contents of register R1 into register R2
- Contents of R1 are not altered by copying (loading) them to R2



Register Transfer: Control Function

- Control signal
- If the signal is 1, the action takes place
- This is represented as:

P: R2 ←R1


- $-if (P = 1) then (R2 \leftarrow R1)$
- Q': A←B
 - if (Q = 0) then (A ← B)






Register Transfer: Control Function

P: R2 ←R1





The same clock controls the circuits that generate the control function and the destination register



Register Transfer: Control Function


- If two or more operations are to occur simultaneously, they are separated with commas
- P: R3 ← R5, MAR ← IR
- Both microoperations are in the same clock pulse





Register Transfer: Serial Transfer

Both source and destination registers are shift registers




- S: $A_3 \leftarrow B_0$, $B_3 \leftarrow 0$, $A_{i-1} \leftarrow A_i$, $B_{i-1} \leftarrow B_i$, i=1,2,3
- For a complete transfer S must remain 1 for 4 clock pulses→ Word time
- Serial Systems: a microoperation can be defined as an operation that takes a word-time for execution.
- S: A←B, B←0 can be the microoperation to define serial transfer






- 1. Serial Transfer shift with an external source
- S: shrA, shrB, B_{n-1}←external_source, A_{n-1}←B₀




S: shlA, shlB, B₀←external_source, A₀←B_{n-1}





2. Logical shift: the serial input is a 0.

A right logical shift operation:



 $R2 \leftarrow shr R2$

 $R3 \leftarrow shl R3$


E: shl A






3. Circular shift

A right circular shift operation:



A left circular shift operation:



Examples:

R2 ← cir R2 (circular shift right)

R3 ← cil R3 (circular shift left)


P: cil A, cir B






4. Arithmetic shift:

- Signed numbers
- Sign bit is unchanged after the shift



Compare to logical shift: fills the newly created bit position with zero



R2 ← ashr R2 (arithmetic shift right)


R3 ← ashl R3 (arithmetic shift left)





- Arithmetic left shift:
 - multiplies the signed number by 2
 - must be checked for the overflow

Before the shift, if the leftmost two bits differ, the shift will result in an overflow



Rules for Arithmetic Shift

- Sign must be the same
- For positive numbers: all added bits are 0.
- For negative numbers:
 - (Signed magnitude) All added bits are 0.
 - (2's complement) AShl: Added bits are 0.
 - (2's complement) AShr: Added bits are 1.
 - (1's complement) All added bits are 1.






Examples for Arithmetic Shift

- Signed magnitude: Sign bit does not change, added bits are 0
 - A:1100 (-4) ashrA:1010 (-2)
 - A:1010 (-2) ashlA:1100 (-4)
- Signed 2's complement:
 - A:1010 (-6) ashrA:1101 (-3) Added bits are 1.
 - A:1101 (-3) ashlA:1010 (-6) Added bits are 0.
 - B:1010 (-6) ashIB:1100 (-4) OVERFLOW.






Hardware Implementation of Shift Microops








Arithmetic Logic and Shift Unit



21

S3	S2	S1	S0	Cin	Operation	Function
0	0	0	0	0	F = A	Transfer A
0	0	0	0	1	F = A + 1	Increment A
0	0	0	1	0	F = A + B	Addition
0	0	0	1	1	F = A + B + 1	Add with carry
0	0	1	0	0	F = A + B'	Subtract with borrow
0	0	1	0	1	F = A + B'+ 1	Subtraction
0	0	1	1	0	F = A - 1	Decrement A
0	0	1	1	1	F = A	TransferA
0	1	0	0	X	F = A ∧ B	AND
0	1	0	1	X	F = A ∨ B	OR
0	1	1	0	X	F = A ⊕ B	XOR
0	1	1	1	X	F = A'	Complement A
1	0	X	Χ	X	F = shr A	Shift right A into F
1	1	X	X	X	F = shl A	Shift left A into F

10/8/2025



Connecting Registers

- In a digital system with many registers, it is impractical to have data and control lines to directly allow each register to be loaded with the contents of every possible other registers
- To completely connect n registers:
 - n(n-1) lines
 - $-O(n^2)$ cost





Connecting Registers


Solution:


- Have one centralized set of circuits for data transfer
- Have control circuits to select which register is the source, and which is the destination
- Bus is a path (of a group of wires) over which information is transferred, from any of several sources to any of several destinations.



Register to Bus Using MUX

- BUS←RegisterA, RegisterB←BUS
- Equivalent: RegisterB←RegisterA





- k registers of n bits:
 - n MUX
 - Each MUX: kx1
 - MUX selects
 determine which
 register's content is
 on the bus
- Activate the load control input of destination register






Register to Bus Using Three-state Bus Buffers and a Decoder


Three-State Bus Buffers

Normal input A
Control input C



Output Y=A if C=1 High-impedence if C=0

- High impedance state enables:
 - Connecting a large number of three-state gates with wires to form a common bus line
- Enable=0: All outputs are high impedance
- Enable=1: Only selected buffer is active




Bus line with three-state buffers

This is actually a 4x1 MUX!





Bus to Register



One decoder is needed to select the destination register







Examples

Single bit

Multi bit







 $\alpha: X \leftarrow Y$



Examples



 α : $X \leftarrow Y, Y \leftarrow Z$ Simultaneous Data Transfers



- (a) $\alpha: X \leftarrow 0$
 - **β**: X ← 1

(b) Loading Constant Values into Registers



(c)

Memory

- A Memory Unit:
 - Collection of storage cells
 - Associated circuits to transfer the information in and out of storage
 - Stores binary information in groups of bits called words





Memory


- Each of the words is indicated by an address
- These addresses range from 0 to r-1 (for r word memory)
- Each word can hold n bits of data
- Random Access Memory (RAM): Locating any word in the memory requires the same time





Memory Organization

- Assume that a RAM unit with n bit words contains r = 2^k words. Then it needs the following connections:
 - n data input lines
 - n data output lines
 - k address lines
 - a read control line
 - a write control line








Memory Organization

- Collectively, the memory is viewed at the register level as a device, M.
- Since it contains multiple locations, we must specify which address in memory we will be using.
- This is done by indexing memory locations (referencing).








Memory Organization

- Selection of a specific word:
 - Apply k-bit binary address to the address lines
 - The address applied outside is decoded by a decoder inside the memory and the corresponding word in the memory is *enabled*








Memory Write

- Transfer-in operation
- Apply the binary address of the desired word into the address lines
- Apply the data bits that must be stored in memory into the data input lines
- 3. Activate the Write input








Memory Read

- Transfer-out operation
- Apply the binary address of the desired word into the address lines
- 2. Activate the Read input
- 3. The output lines have the content of the selected word, the selected word is not changed after read








Memory Read in RTL

- Read Operation:
 - MBR←M or in long form:
 MBR←M[MAR]
- The contents of MAR get sent to the memory address lines
- A read (= 1) signal gets sent to the memory unit
- The contents of the specified address are put on the memory's output data lines
- These get sent over the bus to be loaded into MBR



Other namings:

AR (instead of MAR): Address Register DR (instead of MBR): Data Register




Memory Transfer in RTL

Read:

S: MBR←M[R1]

S': MBR←M[R2]





Summary of Operations

 $A \leftarrow B$

 $AR \leftarrow DR(AD)$

 $A \leftarrow$ constant

ABUS \leftarrow R1,

 $R2 \leftarrow ABUS$

AR

DR

M[R]

M

 $DR \leftarrow M$

 $M \leftarrow DR$

Transfer content of reg. B into reg. A

Transfer content of AD portion of reg. DR into reg. AR

Transfer a binary constant into reg. A

Transfer content of R1 into bus A and, at the same time,

transfer content of bus A into R2

Address register

Data register

Memory word specified by reg. R

Equivalent to M[AR]

Memory read operation: transfers content of

memory word specified by AR into DR

Memory write operation: transfers content of

DR into memory word specified by AR






Arithmetic Microoperations

- R1←R2+R3
- R1←R1+R2
- Uses two or three registers
- Content of the destination register is modified according to the operation

Arithmetic Microoperations

P: EA←A+B



 When P=1 the transfer happens in the next clock pulse





Arithmetic Microoperations Summary

 $R3 \leftarrow R1 + R2$

 $R3 \leftarrow R1 - R2$

R2 ← R2'

 $R2 \leftarrow R2'+1$

 $R3 \leftarrow R1 + R2' + 1$

R1 ← R1 + 1

R1 ← R1 - 1

Contents of R1 plus R2 transferred to R3

Contents of R1 minus R2 transferred to R3

Complement the contents of R2

2's complement the contents of R2 (negate)


Subtraction

Increment

Decrement




Binary Adder/Subtractor/Incrementer







Example Arithmetic Circuit



S1	S0	Cin	Yi	Output	Microoperation
0	0	0	Bi	D = A + B	Add
0	0	1	Bi	D = A + B + 1	Add with carry
0	1	0	Bi'	D = A + B'	Subtract with borrow
0	1	1	Bi'	D = A + B' + 1	Subtract
1	0	0	0	D = A	Transfer A
1	0	1	0	D = A + 1	Increment A
1	1	0	1	D = A - 1	Decrement A
1	1	1	1	D = A	Transfer A





Logic Microoperations

- Specify binary logic operations on the strings of bits in registers
 - Logic microoperations are bit-wise operations, i.e., they work on individual bits of data
 - useful for bit manipulations on binary data
 - useful for making logical decisions based on the bit value
- There are, in principle, 16 different logic functions that can be defined over two binary input variables

Α	В	F ₀	F ₁	F ₂ F ₁₃	F ₁₄	F ₁₅
0	0	0	0	0 1	1	1
0	1	0	0	0 1 0 1	1	1
1	0	0		1 0	1	1
1	1	0	1	0 1	0	1

However, most systems only implement four of these

AND (\land) , OR (\lor) , XOR (\oplus) ,

Complement/NOT

The others can be created from combination of these





Logic Microoperations


- List of Logic Microoperations
 - 16 different logic operations with 2 binary vars.
 - n binary vars \rightarrow 2² functions
- Truth tables for 16 functions of 2 variables and the corresponding 16 logic micro-operations

х у	0 0 1 1 0 1 0 1	Boolean Function	Micro- Operations	Name
	0000	F0 = 0	F ← 0	Clear
	0001	F1 = xy	$F \leftarrow A \wedge B$	AND
	0010	F2 = xy'	$F \leftarrow A \wedge B'$	
	0011	F3 = x	F←A	Transfer A
	0100	F4 = x'y	F ← A'∧ B	
	0101	F5 = y	F ← B	Transfer B
	0110	F6 = x ⊕ y	$F \leftarrow A \oplus B$	Exclusive-OR
	0111	F7 = x + y	$F \leftarrow A \lor B$	OR
	1000	F8 = (x + y)'	$F \leftarrow (A \lor B)'$	NOR
	1001	$F9 = (x \oplus y)'$	F ← (A ⊕ B)'	Exclusive-NOR
	1010	F10 = y'	F ← B'	Complement B
	1011	F11 = x + y'	$F \leftarrow A \lor B$	
	1100	F12 = x'	F ← A'	Complement A
	1101	F13 = x' + y	F ← A'∨ B	
	1110	F14 = (xy)'	$F \leftarrow (A \land B)$	NAND
	1111	F15 = 1	F ← all 1's	Set to all 1's





Logic Microoperations



Function table

S ₁	S ₀	Output	μ -operation
0	0	$F = A \wedge B$	AND
0	1	$F = A \vee B$	OR
1	0	$F = A \oplus B$	XOR
1	1	F = A'	Complement



Example

Assume a register A is defined

 $P_1: A \leftarrow 0$

 $P_2: A \leftarrow \overline{A}$

 $P_3: A \leftarrow A \lor B$

 $P_4: A \leftarrow A \wedge B$

 $P_5: A \leftarrow A \oplus B$

Design the register A using JK FF's



Design a typical cell A_i








Separate Design

P	S	NS		
A _i	B _i	\overline{A}_i	J	K
0	0	0	0	Х
0	1	1	1	Х
1	0	1	Χ	0
1	1	1	Х	0

 P_3 : A \leftarrow A \vee B







$$JA_i=0$$
, $KA_i=P_1$

10/8/2025

$$JA_i=KA_i=P_2$$

 $P_2: A \leftarrow \overline{A}$

$$JA_i=P_3B_i$$
, $KA_i=0$




Separate Design


Р	S	NS		
A _i	Bi	\overline{A}_i	¬	K
0	0	0	0	Χ
0	1	0	0	Х
1	0	0	Х	1
1	1	1	Х	0

Р	S	NS		
A _i	Bi	$ \bar{A}_i $	J	K
0	0	0	0	Х
0	1	1	1	Х
1	0	1	Х	0
1	1	0	Х	1



 $P_5: A \leftarrow A \oplus B$





 A_{i}

 $JA_i=0$, $KA_i=P_4B_i$

$$JA_i=P_5B_i$$
, $KA_i=P_5B_i$





Example

 $P_1: A \leftarrow A \lor B$

 $P_2: A \leftarrow A \oplus B$

P ₁	P ₂	A _i	B _i	\overline{A}_i	JA _i	KA
0	0	Х	Х	A _i	0	0
0	1	0	0	0	0	Х
0	1	0	1	1	1	Х
0	1	1	0	1	Х	0
0	1	1	1	0	Х	1
1	0	0	0	0	0	Х
1	0	0	1	1	1	Х
1	0	1	0	1	Х	0
1	0	1	1	1	Х	0
1	1	Х	Х	Х	Х	Х

_			B _i		
A_{i}				1	•
	0	0	1	1	
	0	1	0	1	P_2
P_1	X	X	X	X	
	0	1	1	1	
				V	j
				A _i	

$$JA_i=P_1B_i+P_2B_i$$
, $KA_i=P_2B_i$

Formal Register Design





Application of Logic Microoperations

- Logic microoperations can be used to manipulate individual bits or a portion of a word in a register
- Consider the data in a register A. Assume that in another register, B, there is 'bit data' that will be used to modify the contents of A
 - Selective-set
 - Selective-complement
 - Selective-clear
 - Mask (Delete)
 - Clear
 - Insert
 - Compare

$$A \leftarrow A + B$$

$$A \leftarrow A \oplus B$$

$$A \leftarrow A \cdot B'$$

$$A \leftarrow A \cdot B$$

$$A \leftarrow A \oplus B$$

$$A \leftarrow (A \cdot B) + C$$

$$A \leftarrow A \oplus B$$



Selective Set

 In a selective set operation, the bit pattern in B is used to set certain bits in A

1 1 0 0
$$A_t$$

1 0 1 0 B
1 1 1 0 A_{t+1} $(A \leftarrow A + B)$

 If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps its previous value.



Selective Complement

 In a selective complement operation, the bit pattern in B is used to complement certain bits in A

1 1 0 0
$$A_t$$

1 0 1 0 B
0 1 1 0 A_{t+1} $(A \leftarrow A \oplus B)$

 If a bit in B is set to 1, that same position in A gets complemented from its original value, otherwise it is unchanged.



Selective Clear

 In a selective clear operation, the bit pattern in B is used to clear certain bits in A

1 1 0 0
$$A_t$$

1 0 1 0 B
0 1 0 0 A_{t+1} $(A \leftarrow A \cdot B')$

 If a bit in B is set to 1, that same position in A gets set to 0, otherwise it is unchanged.



Mask

 In a mask operation, the bit pattern in B is used to clear certain bits in A

1 1 0 0
$$A_t$$

1 0 1 0 B
1 0 0 0 A_{t+1} $(A \leftarrow A \cdot B)$

 If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged.



Clear

 In a clear operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A.


1 1 0 0
$$A_t$$

1 0 1 0 B
0 1 1 0 A_{t+1} $(A \leftarrow A \oplus B)$



Control Functions and Timing

We have to define non-overlapping timing signals T_i synch. with the CP.




If a computer needs to read a word from the memory at time T1

 T_1 : MBR \leftarrow M


At time T_1 if P=1 or at time T_3 if R=0 the content of B is loaded into A

 $PT_1+R'T_3:A\leftarrow B$




Timing Signals: Multiphase

- Multiphase clock pulses
 - Clock pulse is generated in multiples of the actual clock pulse



- □ Realization 2: 2 bit counter and 2x4 decoder
 - Decoder outputs are turned on sequentially based on the counter value







Control Functions and Timing Signals


Symbolized as

PT₃: if (condition) then (microoperation)


Example:

T₇: C←C-1

 T_8 : if (C=0) then F \leftarrow 1







Register Transfer Language (RTL)