- DEUNIAC REPORT -

Control Function & Microoperations Table

FETCH >>> T0: IR ← IM[PC]			
DECODE >>	DECODE >>> T1: PC←PC+1, Q←IR (10), D0, D1D15 ←Decode IR (9-6)		
DBL	$D_0T_3:R_d \leftarrow shl R_{S1}, SC \leftarrow 0$		
DBT	$D_1T_3:R_d \leftarrow shr R_{S1}, SC \leftarrow 0$		
ADD	$D_2T_3:R_d \leftarrow R_{S1} + R_{S2}, SC \leftarrow 0$		
INC	D ₃ T ₃ :R _d ← R _{S1} +1, SC←0		
AND	D ₄ T ₃ :R _d ← R _{S1} ∧ R _{S2} , SC←0		
NOT	D ₅ T ₃ : R _d ← R _{S1} ', SC ← 0		
XOR	D ₆ T ₃ :R _d ←R _{S1} ⊕ R _{S2} , SC←0		
HLT	D ₇ T ₃ : SC_en ← 0		
ST	D_8T_3Q' : AR \leftarrow IR(3-0) D_8T_4Q' : DM[AR] \leftarrow Rd, SC \leftarrow 0 D_8T_3Q : AR \leftarrow Rd		
	D_8T_4Q : $DM[AR] \leftarrow S_1S_2$, $SC \leftarrow 0$		
LD	D_9T_3Q' : $R_d \leftarrow S_1S_2$, $SC \leftarrow 0$		
	D_9T_3Q : AR \leftarrow IR(3-0) D_9T_4Q : DM_read \leftarrow 1 D_9T_5Q : D_9T_6Q : R _d \leftarrow DM[AR], SC \leftarrow 0		
Ю	$D_{10}T_3Q'$: OutR \leftarrow RS ₁ , SC \leftarrow 0		
	D ₁₀ T ₃ Q: R _d ← InpR, SC ← 0		
TSF	$D_{11}T_3: R_d \leftarrow R_{S1}, SC \leftarrow 0$		
JMP	D ₁₂ T ₃ Q': PC ← IR (4-0), SC ← 0		
	D ₁₂ T ₃ QV: PC ← IR (4-0), SC ← 0		
CAL	$\begin{array}{l} D_{13}T_3: SM[SP] \leftarrow PC \\ D_{13}T_4: SP \leftarrow SP + 1, PC \leftarrow IR (4-0), SC \leftarrow 0 \end{array}$		
RET	$D_{14}T_{3}: SP \leftarrow SP - 1$ $D_{14}T_{4}: SM_read \leftarrow 1$ $D_{14}T_{5}:$ $D_{14}T_{6}: PC \leftarrow SM [SP], SC \leftarrow 0$		
JMR	$D_{15}T_3$: PC \leftarrow PC + S1S2, SC \leftarrow 0		

Write Selection Table (4 Bits)

Sel_write[20]	SELECTION	
000	ALU_out	
001	Rd (R0-R1-R2)	
010	S1S2	
011	DM[AR]	
100	S1 (R0-R1-R2)	
101	INPR	

I used the output "sel_write[2..0]" for selection of writeable data in the bus system. A MUX can control the data. This data can be load into *AR*, *Rd*, *DM[AR]*, *OUTR*.

Program Counter Selection Table (5 Bits)

Sel_PC[10]	SELECTION
00	SM[SP]
01	PC
10	Address
11	PC+offset

I used the output "sel_PC[1..0]" for selection of writeable data for program control in the bus system. A MUX can control the data. This data can be load into *PC*, *SM[SP]*.

Load Selection Table (in BUS)

Signal Name	Load into
LD_AR	AR
LD_PC	PC
LD_Rd	Rd
LD_IR	IR
DMW	Data Memory[AR]
SMW	Stack Memory[SP]
In	INPR
Out	OUTR

Using these signals I can insert writable data into fields.

Assembly Code

		ORG I 0	;Origin of instruction memory
0		LD RO, @A	;Load operand from address A to R0
I1		LD R1, @C	;Load counter from location C to R1
I2		INC R2, R1	;Increment R1 (counter) and store to R2
13		JMP 8, Q	;If v= 1 jump to HLT and finish the program
I4		TSF R1, R2	;Transfer counter value to R1.
I5		ADD R2, R0, R1	;Add R0 and R1, store in R2
16		TSF RO, R2	;Transfer R2 (sum) to R0
I7		JMR -5	;Jump to beginning of loop
18		HLT	;Halt computer
		ORG D 0	;Origin of data segment
D0	A:	DEC 2	;Decimal value 2
D1	C:	DEC 12	;Decimal value 12

Assembly Code

INSTRUCTION NUMBER	INSTRUCTION NAME	BINARY
10	LD	1 1001 00 0000
I1	LD	1 1001 01 0001
12	INC	X 0011 10 01 XX
13	JMP (to I8)	1 1100 X 01000
14	TSF	X 1011 01 10 XX
15	ADD	X 0010 10 00 11
16	TSF	X 1011 00 10 XX
17	JMR (-6)	X 1111 XX 1110
18	HLT	X 0111 XX XX XX

Assembly to binary

Since I initially increased the PC during Decode-Fetch in the Control unit, I took the situation under control by making -6 instead of -5 in the JMR process.

Loops

Loop 0

NUMBER	INSTRUCTION	CHANGE
10	LD	R0
I1	LD	R1
12	INC	R2
13	JMP (to I8)	Х
14	TSF	R1
15	ADD	R2
16	TSF	R0
17	JMR (-6)	X

Loop 1

NUMBER	INSTRUCTION	CHANGE
12	INC	R2
13	JMP (to I8)	X
14	TSF	R1
15	ADD	R2
16	TSF	R0
17	JMR (-6)	X


Loop 2

NUMBER	INSTRUCTION	CHANGE
12	INC	R2
13	JMP (to I8)	X
14	TSF	R1
15	ADD	R2
16	TSF	R0
17	JMR (-6)	X

Loop 3

NUMBER	INSTRUCTION	CHANGE
12	INC	R2
13	JMP (to I8)	Х
18	HLT	Halt comp.

Design and Improvements




Memory Units


SMU is "Stack Memory unit" with a Stack Pointer and a Stack Memory(5x16).

IMU is "Instruction Memory unit" with a Program Counter and an Instruction Memory(11x32).


DMU is "Data Memory unit" with an Address Register and a Data Memory(4x16).




Control unit



Registers (R0/R1/R2/INPR/OUTR/IR)



Selections and an offset calculator



ALU and overflow register

Since overflows are not stored correctly during checks (JMP), I saved the overflow with a register.

Waveform

	Name	Value at 0 ps
i s	> Input	B 0000
in	Clock	B 0
**	> sc	B 000
**	> IR_out	В 0000000000
**	> OUTR_out	B 0000
**	> PC_out	B 00000
out -	Q	B 0
out -	V_out	B 0
***	> S1S2	B 0000
**	> Rd	B 00
***	> Write_data	B 0000
**	> Write_PC	B 00000
out -	LD_AR	B 0
out -	LD_Rd	B 0
out -	LD_IR	B 1
out -	LD_PC	B 0
***	> R0_out	B 0000
**	> R1_out	B 0000
***	> R2_out	B 0000
**	> DM_out	B 00000
**	> SM_out	В 00000

Input: Input for INPR

Clock: Clock for system

SC: System counter (T0/T1/T2/T3/T4/T5/T6)

IR_out: Instruction register

OUTR_out: Output register

PC_out: Program counter

Q: Most significant bit in instruction

S1S2: IR(3..0)

Rd: IR(5..4) selects R0/R1/R2

Write_data: Selection for writeable data (with a 4bit mux)

Write_PC: Selection for writeable data (with a 5bit mux)

LD_AR: Load signal for AR

LD_IR: Load signal for IR

LD_PC: Load signal for PC

R0_out: R0 register

R1_out: R1 register

R2_out: R2 register

DM_out: DM[AR] (Data memory)

SM_out: SM[SP] (Stack memory)

Waveform headers