EE446 - LAB 4

PRELIMINARY WORK


Ataberk ÖKLÜ METU EEE | 2305142

Table of Contents


1.	Data	ıpath Design	. 2
		ALU	
		Register File	
		Instruction / Data Memory	
		Overall Design	
2.	Data	path Test	. 6
	2.1.	Code	. 6
	2.2.	Wave	. 6

1. Datapath Design


1.1. ALU




1.2. Register File




1.3. Instruction / Data Memory



1.4. Overall Design






2. Datapath Test

2.1. Code

```
mov r0, #0
                      E3A00000
                                     R0 : 0
                                           5
add r2, r0, #5
                                     R2 :
                      E2802005
add r3, r0, #7
                      E2803007
                                     R3 : 7
                                     R0:3
sub r0, r3, #4
                      E2430004
orr r1, r3, r0
                                     R1 :
                                          7
                      E1831000
subs r1, r1, r3
                      E0511003
                                     R1 : 0
bleq #0x20
                      0B000000
                                     PC : PC +2 +0 | LR : 7
                                     SKIPPED
add r0, r0, #1
                      E2800001
lsr r0, r0, #1
                      E1A000A0
                                     R0 : 1
                                     R0:4
lsl r0, r0, #2
                      E1A00100
ror r3, r3, #1
                                     R3: -#
                      E1A030E3
asrs r3, r3, #1
                      E1B030C3
                                     R3: -\#/2
movpl PC,LR
                      51A0F00E
                                     No Exec. PC: 7 (LR)
                                     R1:1
mov r1, #1
                      E3A01001
movs r0, r1, LSL #1
                      E1B00081
                                     R0: 2
mov r1, \#0x1f
                      E3A0101F
                                     R1 : MemLoc (End)
str r0, [r1]
                      E5810000
                                     R0 : 2 -> 31
                                     R1 : 2 <- 31
ldr r1, [r1]
                      E5911000
  #0
                      EAFFFFEC
                                     PC: PC +2 -20
```

Left: Executed Code - Middle: Machine Code - Right: Result

2.2. Wave



State: Controller State (Elaborated in Lab5)

Out: Result[3:0]

Time @ 14100ps -> Loop Back

Results are validated.