
PROJECT: ML model will be implemented on an FP4A, specifically talgetting the MNIST dataset. This model will inherently be accelerated on the FIGH.

MNIST data set - handwritten & digits.


EPGA: Field Programmable gate Array




All gates can work
parallely on the


FPGA programming - verilog lang.

Olf = A-B+C



01P= A+B+C





wing edges (check the instantaneous value of data at nissing clock edges) Data clock 9 Data Llock D 9

