HDL- Hardware Descriptive language
describe struct & behaviour of electronic
can execute parallel blocks
. V fill extension (verileg)
(au sensitive (verilog)

VERILOG :

eg. logical device

eg. logic cells -> instruction -> machine code -> assembly

set architect

1 (witch level:

module can be implemented in terms of witches.

mæs_name instance name (OIP, data, control)

module inverter (9, A); input A; output 9:

supply vdd; supplyo vss;

9 mos p (9, vdd, A); n mos n (9, vss, A);

end module

2 gate level	
- module is implemented in - gate level - lowest level - Basic logic gates - availab	terme of logic gates of abstraction u as predefined pointing
	name (output, inpute)
1/primitive_name: name of) Logicate
Eg. and Cout, A, B);	
Eg. and Ct (out, A, B); nand G (Z, X, Y); Ox G2 (C, A, B);	8 Dour
3 Data 4 low level	× y - T
- 'assign' key word is used	A D C
@ Benavioral Level	
- Highest level of abstraction - Function, task, blocks can - 2 imp constants: initial	be used I and always.
MODULES	
· Basic Building block	

- verilog framework: module module_name (2, y, z); // port declaration output? " a ssigning direct to part. output 3; statements; // explain functionality of cht at any level. end module. module instantiation-· creating copies of module Similar to creating functions and C++ and calling them in main +1. them in main \$2.0.

Can't define another module inside pressisting mod
In vestlog In verlleg Egt 4x1 mun using 2x1 mun module mux_2to1 (io, i1, relect, out); 1 define input 10, is, select; always @ (io, i1, select); begin_ if (select) out=il; else out=io. end____ end module module mux 4 to 1 (10, 11, 12, 13, 15) 50, S1, out). In put 10, 11, 12, 13,81,50. output out; wire x1, x2;





