

HDL - Hardware Descriptive Language

- describe struct & behaviour of electronic ckt
- can execute parallel blocks
- .v file extension (verilog)
- case sensitive (verilog)

→ VERILOG :

- levels of Abstraction : various layers of complexity in a logical device

eg. in a logical device
logic cells \rightarrow instruction \rightarrow machine code \rightarrow assembly prog
set architecture

① switch level :

module can be implemented in terms of switches.
syntax:

```
mod_name instance_name (o/p, data, control)
```

module inverter (Q, A);

input A;

Output Q_1 :

Supply V_{DD} ;

Supply 0 VSS;

$$\phi_{mos} p(Q, v_{dd}, A);$$
$$nmosn(q, v_{ss}, A);$$

end module

② gate level


- module is implemented in terms of logic gates
- gate level - lowest level of abstraction
- Basic logic gates - available as predefined primitives

Syntax:

primitive_name instance_name (output, inputs)


// primitive_name: name of logic gate

Eg. and G1 (out, A, B);
nand G (z, x, y);
or G2 (c, A, B);



③ Data flow level

- "assign" keyword is used



④ Behavioral level

- Highest level of abstraction
- function, task, blocks can be used
- 2 imp. constructs: initial and always

→ MODULES

- Basic Building block

- Verilog framework :

```
module module_name (x, y, z); // port declaration
    input x, y; // assigning direction to ports.
    output z;
```

```
    statements; // explain functionality of ckt at
                  any level
```

```
end module
```

- Module instantiation -

- creating copies of module
- similar to creating functions and C++ and calling them in main p.p.
- can't define ^{another} ~~one~~ module inside preexisting mod in verilog

Eg - 4x1 mux using 2x1 mux


```
module mux_2to1 (i0, i1, select, out); // define module for 2x1 mux
    input i0, i1, select;
    output out;
```

```
    always @ (i0, i1, select);
    begin
```

```
        if (select)
            out = i1;
```

```
        else
            out = i0;
```

```
    end
end module
```




```
module mux_4to1 (i0, i1, i2, i3, s1, s0, out);
```

```
    input i0, i1, i2, i3, s1, s0;
```

```
    output out;
```

```
    wire x1, x2;
```


// instantiating mux_2to1
 // somewhat like Function overloading
 mux_2to1 m1 (i0, i1, s1, x1);
 mux_2to1 m2 (i2, i3, s1, x2);
 mux_2to1 m3 (x1, x2, s0, out);
 // use same order of ports as defined ^{pre} mod
 end module



→ Synthesis: digital design modeled using HDL is translated into an implementation consisting logic gates.


→ Design Methodology

① Top down



- input & output declarations declare a wire unless specified.

② Bottom up



→ Data Types

① Register data types

- holds value
- keyword: reg
- reg, integer, real, time etc.


② Net data type

- represents connections b/w hardware elements
- does not store const. values i.e. continuously driven.
- keyword: wire
- default value: Z
- wire, wand, wor, tri, triand, trior, trireg etc.

→ Values & Signal Strength

- unconnected wire → high impedance → Z

- negation : \sim {assign out = $\sim a$;}
- OR : $|$ {eg. assign out = $a | b$;}
- AND : $\&$ {assign out = $a \& b$;}
- XOR : \oplus , XNOR : $\sim \wedge$
- XNOR gate ;



XOR $C = A \oplus B = (A + B) \cdot (\bar{A} + \bar{B})$

A	B	C
0	0	1
0	1	0
1	0	0
1	1	1

XNOR $\Rightarrow C = \sim(A \oplus B)$