


- PROJECT : ML Model will be implemented on an FPGA, specifically targeting the MNIST dataset. This model will inherently be accelerated on the FPGA.

MNIST dataset - handwritten digits.


FPGA : Field Programmable Gate Array




All gates can work parallelly on the same dataset.

FPGA programming - verilog lang.

→  $O/P = A \cdot B + C$





→  $O/P = \bar{A} + \bar{B} + C$



A	B	C	OUT
0	0	0	1
0	0	1	1
0	1	1	1
1	1	1	0
0	1	0	1
1	1	0	1
1	0	0	1
1	0	1	1

→  $OUT = (\bar{A} \cdot \bar{B}) + C$   
 $= (\bar{A} \cdot \bar{B}) + C$





LUT: look up Table


→ D Flip Flops in FPGA

D = Data in




Q = o/p

> = clock






(check the instantaneous value of data at rising clock edges)



• Two Flip Flops



$D_1$

$Q_1$

$Q_2$

clock

1

2

3