

FPGA-Based Implementation and Security Evaluation of Ring Oscillator PUF for Secure Key Generation

Atharva Prashant Kale
Computer Hardware Security
Electrical and Computer Engineering
Northeastern University
Boston, MA
kale.ath@northeastern.edu

Animesh Kashid
Computer Hardware Security
Electrical and Computer Engineering
Northeastern University
Boston, MA
kashid.an@northeastern.edu

***Abstract** - This work targets the design, implementation, and analysis of a Ring-Oscillator-based Physically Unclonable Function using an inexpensive FPGA, the Sipeed Tang Nano 20K. The main goal was to study the generation of device-specific responses for hardware security. The FPGA was programmed using Verilog through Gowin IDE, while response data were collected manually by observing LED behavior. MATLAB was used for statistical analysis including reliability, uniqueness, and entropy evaluations. The results of the project indicate high reliability, moderate uniqueness close to the ideal 50%, and good levels of entropy, hence validating the feasibility of utilizing smaller FPGAs for PUF implementations. Future possibilities entail automatic data collection and testing of environmental variations.*

I. Introduction

Physically Unclonable Functions (PUFs) generate unique hardware-specific responses by exploiting manufacturing variations. Among various PUF architectures, Ring Oscillator (RO) PUFs are popular for their simplicity and FPGA compatibility. This project implements an RO PUF on a Sipeed Tang Nano 20K FPGA to evaluate security metrics such as reliability, uniqueness, and entropy. MATLAB was used for statistical evaluation, and responses were manually collected due to UART limitations.

II. Objectives

- Design an RO PUF architecture in Verilog.
- Deploy and test the design on a low-cost FPGA.
- Manually collect response data across power cycles.
- Analyze reliability, uniqueness, and entropy using MATLAB.
- Evaluate practicality and limitations of FPGA-based PUFs.

III. MATERIALS AND METHODS

A. Hardware:

- FPGA: Sipeed Tang Nano 20K
- Specs: 20736 LUTs, 15552 FFs, 27 MHz oscillator, 6 LEDs

B. Tools:

- Gowin IDE (Verilog coding & programming)
- MATLAB 2024a (Data analysis)

C. Implementation:

ROs were designed using LUT primitives. 16 oscillators were instantiated and routed to LEDs. Constraints (.cst) and timing (.sdc) files were used for synthesis. Manual observations were recorded across 30 power cycles.

IV. FPGA Board Images




Fig. 1: FPGA Output 1 - LED pattern observed after power-up (e.g., 111000).

This figure shows the Sipeed Tang Nano 20K board with the RO PUF operating. The LEDs represent sampled outputs from different ring oscillators. Due to manufacturing variation, specific LEDs (**111000**) light up depending on the intrinsic hardware randomness.




Fig. 2: FPGA Output 2 - Different LED pattern after second power-up (e.g., 010110).

Another power cycle of the FPGA board leading to a different LED pattern (**010110**). This demonstrates the natural variability and uniqueness of the RO PUF response across different resets or power cycles.

V. FPGA Implementation Details

A. Verilog Modules:

- ring_oscillator.v – RO design using LUT primitives.
- ro_puf.v – Instantiates multiple ROs.
- puf_top.v – Top module to connect ROs to LEDs and UART transmitter.
- uart_tx.v – UART transmission module (partial functionality).
- frequency_counter.v, uart_rx.v – (Not used finally, but developed for flexibility)

B. Constraints:

- LEDs and clock mapped to correct FPGA pins using .cst file.
- Timing constraints for 27 MHz clock defined in .sdc file.

C. Manual Data Collection:

- UART output faced practical issues.
- LEDs were manually observed across multiple power cycles and responses were recorded.

VI. RESULTS

1. FPGA Functionality

30 manual LED observations captured post power cycles. Two variations shown in Fig. 1 and Fig. 2.

2. PUF Data Analysis (via MATLAB)

A. Reliability:

~96% average reliability across bits. Stability was high across resets (Fig. 3).




Fig. 3: PUF Reliability Analysis - Bit-wise reliability percentages across 30 power cycles.

B. Uniqueness:

~48% normalized Hamming distance between response sets (Fig. 4), close to ideal 50%.




Fig. 4: PUF Uniqueness Analysis - Heatmap of normalized Hamming distances between response sets.

C. Entropy:

~85% of max entropy achieved. Bit bias and entropy per bit shown in Fig. 5 and Fig. 6.




Fig. 5: Bit Bias Analysis - Probability of each bit being “1” across all observations.




Fig. 6: Bit Entropy Analysis - Entropy per bit based on response randomness.

D. Correlation:

Low inter-bit correlation observed, ensuring bit independence (Fig. 7).




Fig. 7: Bit Correlation Matrix - Inter-bit correlation values showing low dependency.

VII. Discussion and Conclusion

The RO PUF showed high stability, acceptable uniqueness, and strong entropy. Challenges included FPGA routing optimizations and UART communication failure, leading to manual data collection. Despite limitations, results validate the feasibility of implementing secure PUFs on low-cost FPGAs. Future work can include error correction, environmental testing, and resistance to ML attacks.

VIII. References

1. Gassend, B., Clarke, D., van Dijk, M., & Devadas, S. (2002). *Silicon physical random functions*. Proceedings of the 9th ACM Conference on Computer and Communications Security.
2. Gowin Semiconductor Corporation, *Tang Nano 20K Datasheet*, 2024.
3. MathWorks Documentation, *MATLAB R2024a Functions* (e.g., de2bi, corrcocf).

IX. Appendix

A. Code Snippets

1. Ring Oscillator Module (ring_oscillator.v)

```
module ring_oscillator #(parameter INDEX = 0)(
    input enable,
    output out
);
    // Prevent synthesis optimization
    (* syn_preserve = "true", keep = "true" *) wire [4:0] chain;
    // Create oscillator with LUT primitives
    (* syn_preserve = "true" *)
    LUT4 #(.INIT(16'h5555 ^ (INDEX & 16'h000F)))
    lut1 (.F(chain[0]), .I0(enable & chain[4]),
        .I1(1'b0), .I2(1'b0), .I3(1'b0));
    (* syn_preserve = "true" *)
    LUT4 #(.INIT(16'h5555 ^ ((INDEX >> 1) & 16'h000F)))
    lut2 (.F(chain[1]), .I0(chain[0]),
        .I1(1'b0), .I2(1'b0), .I3(1'b0));
    // Additional LUTs omitted for brevity
    assign out = chain[4];
endmodule
```

2. PUF Top Module (puf_top.v)

```
module puf_top(
    input clk, reset_n,
    output [5:0] led
);
    // Connect RO-PUF outputs to LEDs
    wire [15:0] ro_outputs;
    ro_puf puf_inst (
        .clk(clk),
        .reset_n(reset_n),
        .ro_outputs(ro_outputs)
    );
    // Map first 6 outputs to LEDs
    assign led = ro_outputs[5:0];
endmodule
```

3. MATLAB Reliability Analysis (key portion)

```
function reliability_metrics = puf_reliability_analysis(responses)
    [num_samples, num_bits] = size(responses);
    % Calculate bit stability
    reliability = zeros(1, num_bits);
    for bit = 1:num_bits
        % Find most common value for this bit
        most_common = mode(responses(:, bit));
        % Calculate percentage match
        reliability(bit) = sum(responses(:, bit) == most_common) /
            num_samples * 100;
    end
    % Calculate overall reliability
    overall_reliability = mean(reliability);
    % Package results
    reliability_metrics = struct('bit_reliability', reliability,
        'overall_reliability', overall_reliability);
end
```

B. Manual LED Observation Table

LED_1	LED_2	LED_3	LED_4	LED_5	LED_6	Observation
0	0	1	1	1	0	1
1	0	0	1	0	1	2
1	0	0	1	1	0	3
0	0	0	1	1	1	4
1	0	0	1	0	1	5
0	0	1	1	0	1	6
1	1	0	1	0	0	7
0	0	1	1	1	0	8
0	0	1	1	1	0	9
1	0	1	1	0	0	10
1	1	0	0	1	0	11
1	0	1	1	0	0	12
1	0	1	0	1	0	13
0	1	1	0	0	1	14
1	0	1	1	0	0	15
0	1	0	1	0	1	16
0	1	0	1	1	0	17
0	1	1	0	0	1	18
0	0	1	1	0	1	19
1	0	1	0	0	1	20
1	0	1	0	0	1	21
0	1	0	0	1	1	22
0	0	0	1	1	1	23
0	0	1	1	1	0	24
0	1	1	1	0	0	25
0	1	0	1	0	1	26
0	1	1	0	0	1	27
1	0	0	1	0	1	28
1	1	0	0	0	1	29
0	0	0	1	1	1	30