

## **asynchronous\_fifo**

in this design all parts are desgin in different module. Here have two sunchronizer module for wrt synchronizer and read synchroniser. one fifo module one top module one module for full condition and one empty condition. And the testbench is written in system verilog. and also in verilog

### **contents**

Introduction

FIFO structure

Architecture

Asynchronous FIFO Pointers

Synchronizers & Binary Gray Counter

Full & Empty Logic Block

outputs

simulation

### **Introduction**

FIFO-Every memory in which the data word that is written in first also comes out first when the memory is read is a first-in first-out memory.

An asynchronous FIFO refers to a FIFO design where data values are written sequentially into a FIFO buffer using one clock domain, and the data values are sequentially read from the same FIFO buffer using another clock domain, where the two clock domains are asynchronous to each other.

One common technique for designing an asynchronous FIFO is to use Gray code pointers that are synchronized into the opposite clock domain before generating synchronous FIFO full or empty status signals.

### **FIFO Structure**

#### **Architecture**

#### **Asynchronous FIFO Pointers**

Write Pointer:




Figure 1: image




Figure 2: image

here is the complete asynchronous FIFO put together in a block diagram.




Figure 3: image

The write pointer always points to the next word to be written; therefore, on reset, both pointers are set to zero, which also happens to be the next FIFO word location to be written

Read Pointer:

The read pointer always points to the current FIFO word to be read. The fact that the read pointer is always pointing to the next FIFO word to be read means that the receiver logic does not have to use two clock periods to read the data word.

Synchroniser using two flip flop

Two flip-flop synchronizer




Figure 4: image

## Synchronizers & Binary Gray Counter

Synchronizers are very simple in operation; they are made of 2 D Flip Flop's. As the FIFO is operating at 2 different clock domains so there is a need to synchronize the Write and Read pointers for generating empty and full logic which in turn is used for addressing the FIFO memory.

The Figure below shows how synchronization takes place; the logic behind this is very simple




Figure 5: image

We need to design a counter which can give Binary and Gray output's, the need for Binary counter is to address the FIFO MEMORY i.e. Write and Read address. And the need of Gray counter is for addressing Read and Write pointers.

## Full & Empty Logic Block

When the status counter reaches the maximum FIFO depth it will assert FIFO full signal and when its value is zero it will assert FIFO empty signal

OUTPUTS——

simulation waveform-




Figure 6: image




Figure 7: image

```

19 Compiler version Q-2020.03-SP1-1; Runtime version Q-2020.03-SP1-1; Mar 14 12:50 2021
20
21 Checking rdata: expected wdata = 13, rdata = 13
22 Checking rdata: expected wdata = 70, rdata = 70
23 Checking rdata: expected wdata = fd, rdata = fd
24 Checking rdata: expected wdata = e2, rdata = e2
25 Checking rdata: expected wdata = 97, rdata = 97
26 Checking rdata: expected wdata = f1, rdata = f1
27 Checking rdata: expected wdata = c5, rdata = c5
28 Checking rdata: expected wdata = ec, rdata = ec
29 Checking rdata: expected wdata = 48, rdata = 48
30 Checking rdata: expected wdata = 0c, rdata = 0c
31 Checking rdata: expected wdata = 2c, rdata = 2c
32 Checking rdata: expected wdata = 6b, rdata = 6b
33 Checking rdata: expected wdata = 1b, rdata = 1b
34 Checking rdata: expected wdata = 45, rdata = 45
35 Checking rdata: expected wdata = f4, rdata = f4
36 Checking rdata: expected wdata = 6c, rdata = 6c
37 Checking rdata: expected wdata = 67, rdata = 67
38 Checking rdata: expected wdata = 8c, rdata = 8c
39 Checking rdata: expected wdata = 4a, rdata = 4a
40 Checking rdata: expected wdata = a6, rdata = a6
41 Checking rdata: expected wdata = a3, rdata = a3
42 Checking rdata: expected wdata = 9d, rdata = 9d
43 Checking rdata: expected wdata = 7c, rdata = 7c
44 Checking rdata: expected wdata = b8, rdata = b8
45 Checking rdata: expected wdata = eb, rdata = eb
46 Checking rdata: expected wdata = 5b, rdata = 5b
47 Checking rdata: expected wdata = f3, rdata = f3
48 Checking rdata: expected wdata = 4d, rdata = 4d
49 Checking rdata: expected wdata = 5c, rdata = 5c

```

Figure 8: image




Figure 9: image