

Athulya Weerakoon

Computer Science and Engineering Graduate | Experienced Software / DevOps Engineer

(+94) 76 948 6518 | athulyaweerakoon@gmail.com | GitHub: github.com/AthulyaWeerakoon | LinkedIn: linkedin.com/in/athulya-weerakoon | Medium: medium.com/@athulyaweerakoon | Portfolio: athulyaweerakoon.xyz

ABOUT ME

First Class Computer Science & Engineering graduate with a solid foundation in computer engineering and a sharp ability to learn, adapt, and deliver quickly. Hands-on experience across software, hardware, and cybersecurity projects; now aiming to bring that versatility to a role in security engineering.

EXPERIENCE

Virtual System Solutions, Sri Lanka

DevOps Engineer

02 / 2026 - Present

Contributed to Automation, Site Reliability, Observability and Consumer products offered by Virtual System Solutions,

- Wrote multi-tenancy middleware for cloud-native ANT Enterprise Resource Planning system and containerized its deployment for high reliability and scalability.
- Designed and implemented a centralized User and Access Management solution for identity handling across over 10+ major consumer deployments.
- Adopted and integrated system for log centralization and system observability for developers with Alloy, Promtail, Loki, Prometheus and Grafana covering over 60+ deployments.
- Automated and refined developer to production deployments for over 20+ projects eliminating the need for manual deployments.
- Automated backup management and provisioning for concerned customers and built a customer portal that allowed customers regulation over storage, persistence and retention of backups based on subscription packages.
- Designed a secure handshake flow for secure over-the-browser Add-on integration with the main ANT product.
- Designed and Implemented an payment gateway with CyberSource IPG for a ticketing system of a government event within a single day that handled over Rs. 200K+ in transactions safely and optimally with 0% fault rate in the span of its deployment.

WS02, Sri Lanka

Intern Software Engineer

02 / 2025 - 08 / 2025

Contributed to the Financial Services Accelerator 4.0 release, developing Open Banking compliant extensions and core platform features,

- Battle tested the new Accelerator Extensions, by rewriting the older OBIE and NextGenPSD2 OB toolkits utilizing them.
- Completed critical and minor error fixes within the Accelerator itself.
- Redesigned the consent authorization module of the FS Accelerator to support a greater level of customization across Open Banking use cases (specifically NextGenPSD2).
- Authored technical documentation (architecture, deployment, extension usage) and implemented unit (JUnit) and integration (Groovy) tests to ensure release stability.

EDUCATION

University of Jaffna, Sri Lanka

BSc Computer Science and Engineering

04 / 2020 - 09 / 2025

First Class Honours (GPA 3.75).

SKILLS

Backend & Platform Engineering (Java, OSGi, OAuth2) | Cloud & DevOps (AWS, Docker, CI/CD) | Network & API Security | AI/ML | Embedded Systems | VLSI Design

ACTIVITIES

Secretary, Computer Engineering Society (2025).

CERTIFICATES

Google Cybersecurity ([view certificate](#))

REFERENCES

Mr. Pubudu Sampath Rathnayake

pubudu@virtualeven.com

[0770135298](tel:0770135298)

CEO / Founder

Virtual Systems Solutions

Mrs. Lalaji Sureshika

[linkedin.com/in/lalaji-sureshika-3851591a](https://www.linkedin.com/in/lalaji-sureshika-3851591a)

Software Architect and Engineering Manager,

BFSI team,

Solutions BU,

WSO2

PROJECT SHOWCASE

- **OBL UK & NextGenPSD2 Open Banking Toolkits** — Java, Maven, OSGi, WSO2 API Manager, WSO2 Identity Server
github.com/AthulyaWeerakoon/reference-implementation-nextgenpsd2
- **Exam Registration Portal** — ASP.NET, Blazor, AWS, Docker, GitHub Actions
github.com/AthulyaWeerakoon/ExamRegistrationUoJ
- **Consent Authorization Page (WSO2 FS Accelerator)** — JSP, Security, OAuth2
github.com/wso2/financial-services-accelerator/pull/716
- **Chatbot on Sri Lankan Constitution** — LLMs, RAG, Transformers, QLORA
github.com/AthulyaWeerakoon/SinhalaConstitutionRAG
- **Flappy Bird on FPGA** — Verilog, VGA Interfacing, DE2-115 FPGA
github.com/AthulyaWeerakoon/FlappyBirdVerilog