

Weekly Task

Cache Design

Submitted by:

Muhammad Atif

Date: 20-Sep-2024


NUST Chip Design Centre (NCDC), Islamabad, Pakistan

Direct Mapped Cache

Simulation:



core_access.log file:




Terminal Output:




Set Associative Cache

Simulation:



core_access.log file:




Terminal Output:




Fully Associative Cache


Simulation:



core_access.log file:



Terminal Output:



THE END