

Assignment On

Course Title: Digital Logic Design Lab

Course Code: CSEL-2104

Submitted To,

Professor Dr. Mohammed Nasir Uddin

Department of CSE

Jagannath University, Dhaka

Submitted By,

Atik Jawad

ID: B220305043



Department of Computer Science & Engineering

Jagannath University, Dhaka

Date of Submission: 23/4/2025

Table of Contents

1	Decimal to Binary	2
2	Standard Form Representation	4
3	Simplification	5
	3.1 Using Boolean Algebra	5
	3.2 Using K-map	6
	3.3 Using Quine-McCluskey	7
4	Implementation	9
	4.1 Using Primary Gates	9
	4.2 Using NAND Gates	10
	4.3 Using NOR Gates	11
5	BCD to GRAY Code	12
6	BCD to 7 Segment Decoder	15
7	Implementation of Decoder and Encoder	18
	7.1 Decoder	18
	7.2 Encoder	20
8	Implementation of Multiplexer & DeMultiplexer	22
9	Implementation of PLA	24

1 Decimal to Binary

Given function: $F = \sum m(0,1,5,7,9,10,21,23,25,30) + D(4,17)$

1. $0_{10} = ?_2$

2	0
	0(LSB)

$$0_{10} = 00000_2$$

2. $1_{10} = ?_2$

2	1
	0-----1(LSB)

$$1_{10} = 00001_2$$

3. $5_{10} = ?_2$

2	5
2	2-----1
	1-----0(LSB)

$$5_{10} = 00101_2$$

4. $7_{10} = ?_2$

2	7
2	3-----1
2	1-----1
	0-----1(LSB)

$$7_{10} = 00111_2$$

5. $9_{10} = ?_2$

2	9
2	4-----1
2	2-----0
	1-----0(LSB)

$$9_{10} = 01001_2$$

6. $10_{10} = ?_2$

2	10
2	5-----0
2	2-----1
	1-----0(LSB)

$$10_{10} = 01010_2$$

7. $21_{10}=?_2$

2	21
2	10-----1
2	5-----0
2	2-----1
	1-----0(LSB)

$21_{10} = 10101_2$

8. $23_{10}=?_2$

2	23
2	11-----1
2	5-----1
2	2-----1
	1-----0(LSB)

$23_{10} = 10111_2$

9. $25_{10}=?_2$

2	25
2	12-----1
2	6-----0
2	3-----0
2	1-----1
	0-----1(LSB)

$25_{10} = 11001_2$

10. $30_{10}=?_2$

2	30
2	15-----0
2	7-----1
2	3-----1
2	1-----1
	0-----1(LSB)

$30_{10} = 11110_2$

2 Standard Form Representation

$$F = \sum m (0,1,5,7,9,10,21,23,25,30) + D (4,17)$$

Truth table:

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>E</i>	<i>Minterms</i>	<i>F</i>
0	0	0	0	0	m_0	1
0	0	0	0	1	m_1	1
0	0	0	1	0	m_2	0
0	0	0	1	1	m_3	0
0	0	1	0	0	m_4	X
0	0	1	0	1	m_5	1
0	0	1	1	0	m_6	0
0	0	1	1	1	m_7	1
0	1	0	0	0	m_8	0
0	1	0	0	1	m_9	1
0	1	0	1	0	m_{10}	1
0	1	0	1	1	m_{11}	0
0	1	1	0	0	m_{12}	0
0	1	1	0	1	m_{13}	0
0	1	1	1	0	m_{14}	0
0	1	1	1	1	m_{15}	0
1	0	0	0	0	m_{16}	0
1	0	0	0	1	m_{17}	X
1	0	0	1	0	m_{18}	0
1	0	0	1	1	m_{19}	0
1	0	1	0	0	m_{20}	0
1	0	1	0	1	m_{21}	1
1	0	1	1	0	m_{22}	0
1	0	1	1	1	m_{23}	1
1	1	0	0	0	m_{24}	0
1	1	0	0	1	m_{25}	1
1	1	0	1	0	m_{26}	0
1	1	0	1	1	m_{27}	0
1	1	1	0	0	m_{28}	0
1	1	1	0	1	m_{29}	0
1	1	1	1	0	m_{30}	1
1	1	1	1	1	m_{31}	0


Sum of products:

$$F = \bar{A}\bar{B}\bar{C}\bar{D}\bar{E} + \bar{A}\bar{B}\bar{C}\bar{D}E + \bar{A}\bar{B}\bar{C}D\bar{E} + \bar{A}\bar{B}CDE + \bar{A}B\bar{C}\bar{D}\bar{E} + \bar{A}B\bar{C}D\bar{E} + A\bar{B}\bar{C}\bar{D}\bar{E} + A\bar{B}\bar{C}D\bar{E} + ABC\bar{D}\bar{E} + ABCD\bar{E}$$

3.2 Using K-map

$$F = \sum m (0,1,5,7,9,10,21,23,25,30) + D (4,17)$$

Let, $X=4$ & $X=17$ be two 'Don't Care Terms'.



From the above k-map we get,

$$F = \bar{B}CE + \bar{A}\bar{B}\bar{D} + \bar{C}\bar{D}E + \bar{A}\bar{B}\bar{C}\bar{D}\bar{E} + ABCD\bar{E}$$

3.3 Using Quine-McCluskey

$$F = \sum m (0,1,5,7,9,10,21,23,25,30) + D (4,17)$$

Step 1: Group by number of 1s:

<i>Group</i>	<i>Minterms</i>	<i>Binary</i>
0	0	00000
1	1	00001
	4	00100
2	5	00101
	9	01001
	10	01010
	17	10001
3	7	00111
	21	10101
	25	11001
4	23	10111
	30	11110

Step 2: Pair minterms differing by one bit:

<i>Group</i>	<i>Minterms</i>	<i>Binary</i>
0	0, 4	00-00
	0, 1	0000-
1	1, 17	-0001
	1, 9	0-001
	1, 5	00-01
	4, 5	0010-
2	5,21	-0101
	5, 7	001-1
	9,25	-1001
	17, 25	1-001
	17, 21	10-01
3	7,23	-0111
	21, 23	101-1

Step 3: Merging of Minterm pairs:

Groups	Minterms	Binary
0	0, 1, 4, 5	00-0-
1	1, 9, 17, 25	--001
	1, 5, 17, 21	-0-01
2	5, 7, 21, 23,	-01-1

Step 4: Prime Implicants Chart:

Minterms	0	1	5	7	9	10	21	23	25	30	Prime Implicants
10						X					$\bar{A}\bar{B}\bar{C}\bar{D}\bar{E}$
30										X	$ABCD\bar{E}$
0,1,4,5	X	X	X								$\bar{A}\bar{B}\bar{D}$
1,5,17,21		X	X				X				$\bar{B}\bar{D}E$
1,9,17,25		X			X				X		$\bar{C}\bar{D}E$
5,7,21,23			X	X			X	X			$\bar{B}CE$


From the above Table we get,

$$F = \bar{B}CE + \bar{A}\bar{B}\bar{D} + \bar{C}\bar{D}E + \bar{A}\bar{B}\bar{C}\bar{D}\bar{E} + ABCD\bar{E}$$

4 Implementation

4.1 Using Primary Gates


$$F = \bar{B}CE + \bar{A}\bar{B}\bar{D} + \bar{C}\bar{D}E + \bar{A}B\bar{C}D\bar{E} + ABCD\bar{E}$$



4.2 Using NAND Gates

Used De Morgan's Law to convert the SOP to NAND Form:


$$F = \overline{\overline{BCE} \cdot \overline{ABD} \cdot \overline{CDE} \cdot \overline{ABCDE} \cdot \overline{ABCDE}}$$



4.3 Using NOR Gates

Used De Morgan's Law to convert the SOP to NOR Form:

$$F = \overline{(B + \bar{C} + \bar{E})} + \overline{(C + D + \bar{E})} + \overline{(A + B + D)} + \overline{(A + \bar{B} + C + \bar{D} + E)} + \overline{(\bar{A} + \bar{B} + \bar{C} + \bar{D} + E)}$$



5 BCD to GRAY Code

Minterms	BCD				GRAY Code			
	B ₃	B ₂	B ₁	B ₀	G ₃	G ₂	G ₁	G ₀
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	0	1	0
4	0	1	0	0	0	1	1	0
5	0	1	0	1	0	1	1	1
6	0	1	1	0	0	1	0	1
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	0
9	1	0	0	1	1	1	0	1

$$G_3 = \sum m(8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$G_2 = \sum m(4, 5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$G_1 = \sum m(2, 3, 4, 5) + d(10, 11, 12, 13, 14, 15)$$

$$G_0 = \sum m(1, 2, 5, 6, 9) + d(10, 11, 12, 13, 14, 15)$$

K-map for G₃:

		B ₂ ,B ₃			
		00	01	11	10
B ₀ ,B ₁	00	0	1	3	2
	01	4	5	7	6
	11	12 X	13 X	15 X	14 X
	10	8 1	9 1	11 X	10 X

Here, **G₃ = B₃**

K-map for G_2 :

	00	01	11	10
00	0	1	3	2
01	4 1	5 1	7 1	6 1
11	12 X	13 X	15 X	14 X
10	8 1	9 1	11 X	10 X

Here, $G_2 = B_2 + B_3$

K-map for G_1 :

Here,

$$G_1 = B_1 \oplus B_2$$

	00	01	11	10
00	0	1	3 1	2 1
01	4 1	5 1	7	6
11	12 X	13 X	15 X	14 X
10	8	9	11 X	10 X


K-map for G_0 :

Here,


$$G_0 = B_1 \oplus B_0$$

	00	01	11	10
00	0	1 1	3	2 1
01	4	5 1	7	6 1
11	12 X	13 X	15 X	14 X
10	8	9 1	11 X	10 X

The Following Figure is the Logic Diagram for converting BCD to Gray code:




6 BCD to 7 Segment Decoder



Truth Table:


BCD Input				7 Segment Output Lines							Display
A	B	C	D	a	b	c	d	e	f	g	
0	0	0	0	1	1	1	1	1	1	0	0
0	0	0	1	0	1	1	0	0	0	0	1
0	0	1	0	1	1	0	1	1	0	1	2
0	0	1	1	1	1	1	1	0	0	1	3
0	1	0	0	0	1	1	0	0	1	1	4
0	1	0	1	1	0	1	1	0	1	1	5
0	1	1	0	1	0	1	1	1	1	1	6
0	1	1	1	1	1	1	0	0	0	0	7
1	0	0	0	1	1	1	1	1	1	1	8
1	0	0	1	1	1	1	1	0	1	1	9

Kmap for a:




$$a = \bar{B} \bar{D} + A + C + BD$$

Kmap for b:




$$b = \bar{B} + \bar{C} \bar{D} + CD$$

Kmap for c:




$$c = \bar{C} + D + B$$

Kmap for d:




$$d = \bar{B} \bar{D} + \bar{B} C + C \bar{D} + B \bar{C} D + A$$

Kmap for e:




$$e = \bar{B} \bar{D} + C \bar{D}$$

kmap for f:




$$f = \bar{C} \bar{D} + B \bar{C} + B \bar{D} + A$$

Kmap for g:



$$g = \bar{B} C + B \bar{C} + B \bar{D} + A$$

Logic Simulation of 7 Segment Decoder is given below:



7 Implementation of Decoder and Encoder


7.1 Decoder

A digital circuit that **takes a binary input** and **activates exactly one output line** based on that input — it basically *decodes* binary numbers into one-hot encoded outputs.

A **5-to-32 decoder** has:

- **2 input lines** (say, A, B, C, D, E)
- **32 output lines** (O0 to O31)

$$F = \sum m(0, 1, 5, 7, 9, 10, 21, 23, 25, 30)$$



TruthTable of the 5 to 32 Decoder

A	B	C	D	E	O 0	O 1	O 2	O 3	O 4	O 5	O 6	O 7	O 8	O 9	O 10 0	O 11 1	O 12 2	O 13 3	O 14 4	O 15 5	O 16 6	O 17 7	O 18 8	O 19 9	O 20 0	O 21 1	O 22 2	O 23 2	O 24 3	O 25 4	O 26 5	O 27 6	O 28 7	O 29 8	O 30 9	O 31 0	O 32 3	O 33 1	
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0


7.2 Encoder

A combinational logic circuit that converts **one active input signal** out of 2^n *input lines* into an **n-bit binary output**. It performs the operation of encoding — identifying the position of the active input and generating a corresponding binary code.

A 32 –to-5 Encoder has:

- **32 inputs:**
- **5 outputs:** A, B, C, D, E

$$F = \sum m (0,1,5,7,9,10,21,23,25,30)$$



TruthTable of the 32 to 5 Encoder

Input	Output A	Output B	Output C	Output D	Output E
I_0	0	0	0	0	0
I_1	0	0	0	0	1
I_2	0	0	0	1	0
I_3	0	0	0	1	1
I_4	0	0	1	0	0
I_5	0	0	1	0	1
I_6	0	0	1	1	0
I_7	0	0	1	1	1
I_8	0	1	0	0	0
I_9	0	1	0	0	1
I_10	0	1	0	1	0
I_11	0	1	0	1	1
I_12	0	1	1	0	0
I_13	0	1	1	0	1
I_14	0	1	1	1	0
I_15	0	1	1	1	1
I_16	1	0	0	0	0
I_17	1	0	0	0	1
I_18	1	0	0	1	0
I_19	1	0	0	1	1
I_20	1	0	1	0	0
I_21	1	0	1	0	1
I_22	1	0	1	1	0
I_23	1	0	1	1	1
I_24	1	1	0	0	0
I_25	1	1	0	0	1
I_26	1	1	0	1	0
I_27	1	1	0	1	1
I_28	1	1	1	0	0
I_29	1	1	1	0	1
I_30	1	1	1	1	0
I_31	1	1	1	1	1

8 Implementation of Multiplexer & DeMultiplexer


Multiplexer: Or **MUX**, is a **combinational logic circuit** that selects **one input** from **multiple input lines** and forwards it to a **single output line**, based on the values of **select lines** (control inputs).

A multiplexer has **2^n input lines, n select lines, and 1 output.**

$$F = \sum m(0,1,5,7,9,10,21,23,25,30)$$

Multiplexer Table:


x	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
\overline{E}	0	2	4	6	8	10	12	14	16	18	20	22	24	26	28	30
E	1	3	5	7	9	11	13	15	17	19	21	23	25	27	29	31
F_x	1	0	E	E	E	\overline{E}	0	0	0	0	E	E	E	0	0	\overline{E}



DeMultiplexer: A demultiplexer is like a switch that takes a signal from one source and sends it to one of many destinations. It has only one input but several output.

TruthTable of the 16 to 1 DeMUX

A	B	C	D	F
0	0	0	0	D ₀
0	0	0	1	D ₁
0	0	1	0	D ₂
0	0	1	1	D ₃
0	1	0	0	D ₄
0	1	0	1	D ₅
0	1	1	0	D ₆
0	1	1	1	D ₇
1	0	0	0	D ₈
1	0	0	1	D ₉
1	0	1	0	D ₁₀
1	0	1	1	D ₁₁
1	1	0	0	D ₁₂
1	1	0	1	D ₁₃
1	1	1	0	D ₁₄
1	1	1	1	D ₁₅



9 Implementation of PLA


PLA: A programmable logic array (PLA) is a kind of programmable logic device used to implement combinational logic circuits. The PLA has a set of programmable AND gate planes, which link to a set of programmable OR gate planes, which can then be conditionally complemented to produce an output.

Given Function: $F = \sum m(0,1,5,7,9,10,21,23,25,30)$

$$= m_0 + m_1 + m_5 + m_7 + m_9 + m_{10} + m_{21} + m_{23} + m_{25} + m_{30}$$

$$F = \bar{A}\bar{B}\bar{C}\bar{D}\bar{E} + \bar{A}\bar{B}\bar{C}\bar{D}E + \bar{A}\bar{B}\bar{C}D\bar{E} + \bar{A}\bar{B}C\bar{D}\bar{E} + \bar{A}\bar{B}C\bar{D}E + \bar{A}\bar{B}CD\bar{E} + \bar{A}\bar{B}CDE + \bar{A}BC\bar{D}\bar{E} + \bar{A}BC\bar{D}E + \bar{A}BCDE$$

PLA Design:



THANK YOU