DECA 3.3 - Pipelining and Interrupts

Ashwath Rao

Before starting the work on lab 3 of ENEL 453, we need to make sure we have the tools we require. Hence, we will start by installing the Quartus and updated parts of Nios I gen kit for their respective software.

After opening the Nios Gen kit, we need to ensure that, as mentioned in the lab 3 handout, the top level file is set to "DECA_SOPC.bdf" and the processor is set to Nios II/e.

Next, we need to set an external signal for the Nios. Before starting the lab, I also wanted to discuss the concept of interrupts. Interrupts are a way to handle asynchronous events in a processor. Typically, the processor is executing a program and when an interrupt is received, it stops what it is doing and switches to the interrupt service routine (ISR) to handle the interrupt. Once the ISR is complete, it returns back to the original program and continues where it left off.

Figure 1: Interrupt Service Routine

The Quartus system does the aforementioned task automatically. However, in the case of a multi-core application, it is not always the case. Typically, in a multi-core system, one of the cores is designated as the master core and the rest are slave cores. The master core is responsible for handling all interrupts and distributing them among the slave cores. This is done to avoid the overhead of context switching in the slave cores. Context switching is the process of storing the state of a process so that it can be restored and resumed later. This is necessary in multi-core systems because the operating system needs to switch between different processes running on different cores. However, in a single-core system, context switching is not necessary because there is only one core to handle all processes.

The concept of interrupts is not unique to computer systems. It can be found in many other fields, such as electronics, telecommunications, and even in everyday life. For example, in electronics, interrupts are used to signal a microcontroller to perform a specific task, such as reading data from a sensor or sending data to a display. In telecommunications, interrupts are used to signal a network device to process incoming data packets. In everyday life, interrupts can be found in the form of alarms, notifications, and even in the form of a doorbell.

Overall, interrupts are a powerful tool that can be found in many different fields and are used to signal a system to perform a specific task. They are an important concept to understand in computer systems, as they are used to handle asynchronous events and to switch between different processes.

Task 0 - Checks before starting the practical

I will ensure that I have updated Quartus/Nios II to 22.1. Note that the 9.1sp2 version is not supported on Windows 10 and running with problems on Windows 10. Hence, I will be using the 22.1 version. Also, I will be using Altera_UP0_Packages.vhd, Altera_UP0_SRAM_Controller.vhd, Altera_UP0_SRAM_Test.vhd, DECA_SOPC_bb.v, DECA_SOPC_inst.v, DECA_SOPC.qip, DECA_SOPC.sopc files provided in the lab to the directory I'm working on.

These are the waveforms we see:

These are the instructions which we were running (hexadecimal):

```
00000000
00000001
00000002
00000003
00000004
00000005
00000006
00000007
```

Task 1 - Load the 'instructions' chart of task two in the range of 0000 - 7ffff. Explain how Nios implement two independent state machines. One state machine is responsible for the CPU, and the other is for the peripherals. Why do NIOS workforce have you PC's state diagram, say, for the CPU? Explain how the CPU is fetching and loading DATA? Determine how much memory is available for the program. Double check that this agrees with Figure 3.

This is the 'instructions' chart in binary:

The fact the Nios implement two independent state machines is because the Nios is a dual-core CPU. One core is for the instruction state diagram, and the other is for the data state diagram.