



HACETTEPE UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2020 FALL

Lab Experiment 5

December 26, 2020

Student name:
Şevval ATMACA

Student Number:
b21827115

1 Problem Statement

In this experiment, I designed and simulated sequential circuits in Verilog. Firstly, I converted the given state transition diagram into a state transition table. Then we determine the number of flip-flops needed. I drew k-maps and found their equations by their k-map. I drew sequential circuit. With using this all we found we created a verilog.

2 State Transition Table

PRESENT STATE		INPUT		NEXT STATE		OUTPUT F	
A	B	x	y	A	B	K	L
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	0	1
0	1	0	0	1	0	1	0
0	1	0	1	1	1	1	1
0	1	1	0	1	0	1	0
0	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0
1	0	1	0	1	0	1	0
1	0	1	1	1	1	1	1
1	1	0	0	0	0	0	0
1	1	0	1	0	0	0	0
1	1	1	0	1	0	1	0
1	1	1	1	1	1	1	1

Figure 1: State Transition Table

3 K-map

AB \ xy	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	0	0	1	1
10	0	0	1	1

$$D_A = A'B + Ax$$

$$F_k = D_A$$

$$F_L = D_B$$

AB \ xy	00	01	11	10
00	0	0	1	1
01	0	1	1	0
11	0	0	1	0
10	0	0	1	0

$$D_B = A'B'x + A'By + xy$$

Figure 2: K-map

4 Circuit




Figure 3: Circuit

5 Codes

```
1  `timescale 1ns / 1ps
2
3
4  module Dflipflop(D, Clk,  Q);
5
6      output reg  Q; //next
7      input  D, Clk;
8
9      always @(posedge Clk)
10         begin
11             Q <= D;
12         end
13 endmodule

1  `timescale 1ns / 1ps
2
3  module controller_tb;
4      reg[1:0] M; //input
5      reg clock;
6      reg reset;
7      wire[1:0] out;
8
9      controller UUT(.M(M), .clock(clock), .reset(reset), .out(out));
10
11  initial begin
12      clock = 0;
13      forever begin
14          #10; //clock is changing in every 10 ns
15          clock = ~clock;
16      end
17  end
18
19  initial begin
20      reset    = 1'b1;
21      #50;
22      reset    = 1'b0;
23      #100;
24  end
25
26
27  initial begin
28      M= 2'b00;
29      #50 M= 2'b00;
30      #50; M=2'b10;
31      #50 M= 2'b00;
32      #20; M=2'b01;
```

```

33         #50; M=2'b11;
34         #50 M= 2'b10;
35         #50; M=2'b11;
36         #50; M=2'b01;
37     end
38
39 endmodule

1  'timescale 1ns / 1ps
2  'include "Dflipflop.v"
3
4  module controller(
5      input[1:0] M, //two inputs (x and y)
6      input clock,
7      input reset,
8      output[1:0] out
9  );
10
11     reg[1:0] state = 2'b00;
12     wire[1:0] next_state;
13     wire[1:0] state1;
14     wire t, t1;
15     wire t2, t3, t4;
16
17     and G1(t, ~state[1], state[0]);
18     and G2(t1, state[1], M[1]);
19     or G3(state1[1], t, t1); //state1
20
21     and G4(t2, state[0], ~state[1], M[0]);
22     and G5(t3, ~state[0], ~state[1], M[1]);
23     and G6(t4, M[1], M[0]);
24     or G7(state1[0], t2, t3, t4); //state0
25
26     Dflipflop D1(.D(state1[1]), .Clk(clock), .Q(next_state[1]));
27     Dflipflop D0(.D(state1[0]), .Clk(clock), .Q(next_state[0]));
28
29     always@ (reset or next_state) begin
30         if(reset) begin state <= 2'b00; end
31         else begin state <= next_state; end
32     end
33
34     or G8(out[1], t, t1); //output1
35     or G9(out[0], t2, t3, t4); //output0
36
37
38 endmodule

```

6 Waveform




Figure 4: Circuit

7 Result

In my obtained result, I determined the initial state and then gave inputs and got outputs. I noticed that the previous output is affecting the next output. and also in the clock edge-responses output is changing. I understood that my results are correct by checking from the state transition diagram.

References

- lesson slide