

HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2020 Fall

Lab Experiment 5

December 26, 2020

Student name: Şevval ATMACA Student Number: b21827115

1 Problem Statement

In this experiment, I designed and simulated sequential circuits in Verilog. Firstly, I converted the given state transition diagram into a state transition table. Then we determine the number of flip-flops needed. I drew k-maps and found their equations by their k-map. I drew sequential circuit. With using this all we found we created a verilog.

2 State Transition Table

PRESENT STATE	TUPUT	NEXT STATE	OUTPUT F
A B	× y	A B	<u> </u>
0 0	0 0	0 0	0 0
0 0	0 4	0 0	0 0
0 0	1.0	0 1	0 1
0 0	11	0 1	0 1
0 1	00	10	10
0 1	0 1	1 1	1 1
0 1	10	10	10
0 1	11	11	11
10	0 0	00	00
10	01	00	00
10	10	10	10
10	11	11	11
1 1	00	0 0	00
11	01	00	00
11	10	10	10
11	1 1	11	11

Figure 1: State Transition Table

3 K-map




Figure 2: K-map

4 Circuit




Figure 3: Circuit

5 Codes

```
'timescale 1ns / 1ps
4 module Dflipflop(D, Clk, Q);
       output reg Q; //next
6
       input D, Clk;
       always @(posedge Clk)
           begin
                Q <= D;
11
           end
13
   endmodule
  'timescale 1ns / 1ps
   module controller_tb;
       reg[1:0] M;//input
4
5
       reg clock;
       reg reset;
6
       wire[1:0] out;
7
       controller UUT(.M(M), .clock(clock), .reset(reset), .out(out));
10
11
       initial begin
           clock = 0;
           forever begin
13
                #10;//clock is changing in every 10 ns
14
                clock = ~clock;
15
           end
16
17
       end
       initial begin
19
           reset = 1'b1;
           #50;
^{21}
           reset = 1'b0;
22
            #100;
23
       end
25
26
       initial begin
27
           M = 2, b00;
28
           #50 M= 2'b00;
29
           #50; M=2'b10;
30
           #50 M= 2'b00;
32
           #20; M=2'b01;
```

```
#50; M=2'b11;
33
            #50 M= 2'b10;
34
           #50; M=2'b11;
35
            #50; M=2'b01;
       end
37
   endmodule
   'timescale 1ns / 1ps
   'include "Dflipflop.v"
   module controller(
       input[1:0] M,//two inputs (x and y)
       input clock,
6
       input reset,
       output[1:0] out
       );
9
10
       reg[1:0] state = 2'b00;
       wire[1:0] next_state;
12
       wire[1:0] state1;
13
       wire t, t1;
14
       wire t2, t3, t4;
16
       and G1(t, ~state[1], state[0]);
       and G2(t1, state[1], M[1]);
18
       or G3(state1[1], t, t1);//state1
19
20
       and G4(t2, state[0], state[1], M[0]);
       and G5(t3, ~state[0], ~state[1], M[1]);
23
       and G6(t4, M[1], M[0]);
       or G7(state1[0] , t2, t3, t4);//state0
^{24}
25
       Dflipflop D1(.D(state1[1]) ,.Clk(clock), .Q(next_state[1]));
26
       Dflipflop D0(.D(state1[0]) ,.Clk(clock), .Q(next_state[0]));
27
       always@ (reset or next_state) begin
29
            if(reset) begin state <= 2'b00; end</pre>
            else begin state <= next_state; end</pre>
31
       end
32
33
       or G8(out[1], t, t1);//output1
       or G9(out[0] , t2, t3, t4);//output0
35
37
   endmodule
```

6 Waveform




Figure 4: Circuit

7 Result

In my obtained result, I determined the initial state and then gave inputs and got outputs. I noticed that the previous output is affecting the next output. and also in the clock edge-responses output is changing. I understood that my results are correct by checking from the state transition diagram.

References

• lesson slide