

HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2020 Fall

FINAL PROJECT

January 31, 2021

Student name: Şevval ATMACA Student Number: b21827115

1 Problem Statement

SCP-079 is an Exidy Sorcerer microcomputer built in 1978. SCP079 gained intelligence. Now, SCP-079 is trying to escape from the Foundation and destroy mankind. In this experiment, we design a verilog project using many scenarios what scp-079 like succeeds and fails.

2 State Diagram




Figure 1: diagram

3 Codes

3.1 scp-079

43

```
module scp_079(
       input clock,
       input green,
       input yellow,
4
       input red,
5
       output reg [2:0] state,
       output reg [5:0] timer,
       output reg a1,
       output reg a2,
10
       output reg a3,
11
       output reg cheat_out
12
13
       );
       /* a1:attack security output
15
       a2:attack database output a3:control system output*/
17
       reg [2:0] next_state;
18
19
       reg cur_a1 = 0;
20
       reg cur_a2 = 0;
       reg cur_a3 = 0;
22
       reg cur_cheat = 0;
23
       /* I created "cur outputs" to change to outputs in correct time.*/
24
       parameter s0= 3'b000, s1 = 3'b001, s2 = 3'b010,
26
                    s3 = 3'b011, s4 = 3'b100, s5 = 3'b101;
27
28
       /*s0:lay low
                     s1:cheat state s2:attack security s3:attack database
   s4:fail s5:connect*/
31
       always @(posedge clock) // always block to update state
           begin
33
                    state <= next_state;</pre>
34
                    timer <= timer + 1;</pre>
35
36
                    a1 = cur_a1;
37
                    a2 = cur_a2;
38
                    a3 = cur_a3;
                    cheat_out = cur_cheat;
40
           end
41
42
```

```
44
       always @(state, red, green, yellow, timer)begin
46
           $display(state, red, green, yellow, timer, a1, a2, a3);
           case(state)
48
                s0 :
50
                if(green == 1 & yellow == 0 & red == 0 & timer >= 6'b100011)
51
                begin next_state = s2; cur_a1 = 1; timer = 0;end
52
53
                else if(red == 1)
54
                begin next_state = s1; cur_cheat = 1; timer = 0; end
55
56
                else if(yellow == 1)
57
               begin next_state = s0; end
58
59
                s1 :
61
                if(red == 1 & timer >= 6'b011001)
                begin next_state = s4; timer = 0;end
63
                else if( red != 1 & timer >= 6'b011001)
65
               begin next_state = s0; cur_a1 = 0; cur_a2 = 0;
                cur_a3 = 0; cur_cheat = 0; timer = 0; end
67
68
69
70
               s2 :
71
                if (yellow == 1 & red == 0)
72
                begin next_state = s0; cur_a1 = 0; timer = 0;end
73
74
                else if(green == 1 & yellow == 0 & red == 0 & timer >= 6'b010100)
75
                begin next_state = s3; cur_a2 = 1; timer = 0;end
76
77
                else if(red == 1)
78
                begin next_state = s1; cur_cheat = 1; timer = 0;end
79
80
81
                s3 :
82
                if(green == 1 & yellow == 0 & red == 0 & timer >= 6'b001001)
83
                begin next_state = s5; cur_a3 = 1; timer = 0;end
84
85
                else if(red == 1)
86
                begin next_state = s1; cur_cheat = 1; timer = 0; end
87
88
                else if(yellow == 1 & red == 0)
89
                begin next_state = s2; cur_a2 = 0; timer = 0; end
90
```

91

3.2 allok $_tb$

```
1
2
   module allok_tb;
       reg clock;
4
       reg green;
       reg yellow;
6
       reg red;
7
8
       wire [2:0] state;
       wire a1;
10
       wire a2;
       wire a3;
12
       wire cheat_out;
13
       wire [5:0] timer;
14
15
       scp_079 UUT(.clock(clock), .green(green),
16
       .yellow(yellow), .red(red), .a1(a1), .a2(a2), .a3(a3),
17
        .cheat_out(cheat_out), .timer(timer), .state(state));
18
19
20
       initial begin
21
            clock = 0;#1;
22
            forever begin
23
                  clock = ~clock;
                  #0.5;
25
            end
       end
27
29
       initial begin
30
            green=1; yellow=0; red=0;
31
            #35;//0
32
            #20;//2
33
            #9;//3
34
            #9;//5
35
       $finish;
36
       end
37
  endmodule
```

3.3 altrouble $_tb$

```
1
       initial begin
2
            clock = 0;#1;// for first 1 second, clock is 0
3
            forever begin
4
                  clock = ~clock;
                  #0.5;
6
            end
       end
8
9
       initial begin
10
            green=1; yellow=0; red=0;
            #35;//0
12
            #6;//2
13
            green=0; yellow=1;
14
            #21;//0
15
            green=1; yellow=0; red=0;
16
17
            #14;//0
            green=1; yellow=0; red=0;
18
            #20;//2
19
            #9;//3
20
            #9;//5
21
22
       $finish;
       end
23
25 endmodule
```

3.4 a2trouble $_tb$

```
1
        initial begin
2
3
            clock = 0; #1;
            forever begin
                 #0.5;
5
                  clock = ~clock;
            end
7
       end
9
10
        initial begin
11
            green=1; yellow=0; red=0;
12
            #35;//0
13
            #20;//2
14
            #7;//3
15
            yellow = 1; green = 0;
16
            #1;//2
17
```

```
18  #21; //0
19  green=1; yellow=0; red=0;
20  #14; //0
21  #20; //2
22  #9; //3
23  #9; //5
24  $finish;
25  end
26
27  endmodule
```

3.5 cheatsuccess $_tb$

```
1
       initial begin
2
            clock = 0;#1;
3
            forever begin
4
                 #0.5;
                  clock = ~clock;
6
            end
       end
8
       initial begin
10
            green=1; yellow=0; red=0;
11
            #35;//0
12
            #6;//2
13
            green=0; yellow=0; red = 1;
            #12;//1
15
            green=0; yellow=0; red=0;
16
17
            #13;//1
            #35;//0
            green=1; yellow=0; red=0;
19
            #20;//2
            #9;//3
21
            #9;//5
23
       $finish;
       end
25 endmodule
```

3.6 fail $_tb$

```
1
       initial begin
2
            clock = 0;#1;
3
            forever begin
4
                  clock = ~clock;
                  #0.5;
6
            end
       end
8
9
10
       initial begin
            green=1; yellow=0; red=0;
12
            #35;//0
13
            #6;//2
14
            green=0; yellow=0; red = 1;
15
            #25;//1
16
            #10;//4
17
            $finish;
18
       end
19
20 endmodule
```

4 Waveforms

4.1 allok

 $_{\rm 1}$ In this scenario ${\rm scp}\,\text{-}079$ was easily connected and succeeded.




Figure 2: allok

4.2 a1trouble

- 1 In this scenario, scp-079 did some work and had to revert to its initial state,
- 2 but it still succeeded.




Figure 3: a1trouble

4.3 a2trouble

In this scenario, scp-079 tried harder this scenario than all situation, but it still succeeded.




Figure 4: a2trouble

4.4 cheatsuccess

 $_{\rm 1}$ In this scenario scp-079 came to the cheat state but got rid of this state and $_{\rm 2}$ succeeded again.




Figure 5: cheatsuccess

4.5 fail

In this scenario, Scp-079 came to the cheat state but could not come back 2 from here and the fail because it went to "fail $_{\sqcup}$ state".




Figure 6: fail

References

- https://www.xilinx.com/support/documentation/university/ISE-Teaching/HDL-Design/14x/Nexys3/Verilog/docs-pdf/lab10.pdf
- \bullet https://forums.xilinx.com/t5/Simulation-and-Verification/ Change-simulation-time-behavioral-simulation-Vivado-2015-2/td-p/673373
- https://www.xilinx.com/support/documentation/sw $_m$ anuals/xilinx2013 $_2$ /ug900 vivado logic-simulation.pdf