

**Assigned date: 04.05.2021      Due: 16.5.2021 at 23:59:59**  
**Submit a single (zipped) PDF file via [submit.cs.hacettepe.edu.tr](http://submit.cs.hacettepe.edu.tr)**

**Q1.** We would like to add **bne** instruction to the single cycle architecture given below. **bne** instruction is a branch instruction and it loads branch target address (BTA) to the PC (PC=BTA) if [rs] != [rt].

- a).
- 
- The diagram illustrates the internal components and data flow of a processor. The **Control Unit** is the central component, receiving **Op** and **Funct** signals from the **Instruction Memory** and outputting control signals: **MembReg**, **MemWrite**, **Branch**, **ALUControl<sub>2,0</sub>**, **Op**, **Funct**, **RegDst**, and **RegWrite**. It also receives **bne** and **Zero** signals. The **Instruction Memory** outputs **Instr** (31:20) to the **Register File** and **PCPlus4** (4) to the **PC** register. The **PC** register is updated from **PC** (0:1) and **PCBranch** (4). The **Register File** has **A1**, **A2**, **A3**, and **WD3** ports (20:16) and **WE3** (31:20) and **RD1**, **RD2** (20:16) ports. It outputs **WriteReg<sub>8,0</sub>** (15:11) and **SignImm** (15:0) to the **Sign Extend** block. The **Sign Extend** block outputs **PCBranch** (4) to the **PC** register. The **ALU** has **SrcA** and **SrcB** ports (0:1) and outputs **ALUResult** (31:0) and **Zero** (0:1). The **Data Memory** has **WE** (31:0) and **RD** (31:0) ports and outputs **ReadData** (31:0). The **PCSrc** block outputs **PC** (0:1) to the **PC** register. The **PC** register is updated from **PC** (0:1) and **PCBranch** (4).

$$\text{PCsrc} = (\text{Zero XOR bne}) \text{ AND Branch}$$

Inst.	Op <sub>31:26</sub>	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp <sub>1:0</sub>	bne
bne	000101	0	X	0	1	0	X	01	1

**Q2.** You are given the following MIPS code. You have 5 stage pipelined MIPS processor running the code.

- a) If there is no forwarding unit in the MIPS processor, **insert enough nop's between the instructions** to have correct execution of the code. How many cycles does it take to execute all instructions? Show your calculations or explain how you found the cycle time.

**# MIPS assembly code**

```
lw $s0, 0($0)
lw $s1, 4($0) (add instruction use s1 and s0 as a source register but s1 is a destination register in lw instructions so, we need 2 nops.)
nop
nop
add $t0, $s0, $s1
or $t1, $s2, $s3 (and instruction use st0 and st1 as a source register but they are destination register in or and add instruction so, we need 2 nops)
nop
nop
and $t1, $t1, $t0
```

There are 9 instructions, then we need 13 cycles.

- b) If there is a forwarding unit in the MIPS processor, insert enough nop's between the given instructions to have correct execution of the code. How many cycles does it take to execute all instructions? Show your calculations or explain how you found the cycle time.

```
lw $s0, 0($0)
lw $s1, 4($0) (if we use forwarding, lw can receive to add in writeback stage, then we need 1 nops.)
nop
add $t0, $s0, $s1
or $t1, $s2, $s3
and $t1, $t1, $t0
```

There are 6 instructions, then we need 10 cycles.

- c) If there is data hazard unit (data forwarding and stalling hardware) in the MIPS processor, rearrange the given code if possible, to minimize the clock cycles and your code still executes correctly. How many cycles does it take to execute all instructions? Show your calculations or explain how you found the cycle time.

```
lw $s0, 0($0)
lw $s1, 4($0)
or $t1, $s2, $s3 (or instruction don't use any source register than a destination register in a instruction. Then if we move "or" up then we don't need to use nops.)
add $t0, $s0, $s1
and $t1, $t1, $t0
```

There are 5 instructions, then we need 9 cycles.

**Q3.** The distribution of the instructions for the program with one billion ( $10^9$ ) instructions is given below.

40% load, 10% store, 10% branch, 10% jump, 30% R-type

Suppose

- 50% load instruction results are used by the next instruction.
- 50% R-type instruction results are used by the next instruction.
- 50% branches are taken (i.e., mispredicted).
- All jumps flush the next instruction.

a) How many clock cycles does this program take in a single cycle MIPS processor?

$$\text{CPU time} = \text{Instructions executed} * \text{CPI} * \text{Clock cycle time} = 10^9 * 1 * \text{Clock Cycle}$$

b) How many clock cycles does it take on a pipelined MIPS processor with no hazard unit (no forwarding and no early branch resolution)?

If there is no hazard unit, lw and r take 3 clock cycles, otherwise 1.

If the branch taken, Branch will take 3 flushed and branch instruction otherwise, it will take only one cc.

$$\text{CPI (lw)} = 0.50 * 1 + 0.50 * 3 = 2$$

$$\text{CPI (R)} = 0.50 * 1 + 0.50 * 3 = 2$$

$$\text{CPI (branch)} = 0.50 * 1 + 0.50 * 4 = 2.5$$

$$\text{CPI (J)} = 2$$

$$\text{CPI (average)} = 0.40 * 2 + 0.10 * 1 + 0.10 * 2.5 + 0.10 * 2 + 0.30 * 2 = 1.95$$

$$\text{CPU Time} = 10^9 * 1.95 * \text{clock cycles}$$

c) How many clock cycles does it take on a pipelined MIPS processor with hazard unit (with forwarding and early branch resolution)?

If there is forwarding and early branch resolution, lw instructions will take 2 cycles. R-type instructions take 1 cycles. If the branch taken. Branch will take branch instruction plus one flushed instruction, 2 instruction. Otherwise, it will take 1 clock cycles.

$$\text{CPI (lw)} = 0.50 * 1 + 0.50 * 2 = 1.5$$

$$\text{CPI (R)} = 0.50 * 1 + 0.50 * 1 = 1$$

$$\text{CPI (branch)} = 0.50 * 1 + 0.50 * 2 = 1.5$$

$$\text{CPI (J)} = 2$$

$$\text{CPI (average)} = 0.40 * 1.5 + 0.10 * 1 + 0.10 * 1.5 + 0.10 * 2 + 0.30 * 1 = 1.35$$

$$\text{CPU Time} = 10^9 * 1.35 * \text{clock cycles}$$

**Q4.** The propagation delay of each stage for a CPU architecture is determined as shown in the table below. The delay of a pipeline register is found as 1ns. (ns=10<sup>-9</sup>)

IF	ID	EX	MEM	WB
7ns	7ns	6ns	9ns	5ns

- a) If we design a single-cycle processor, what would be the minimum clock cycle in ns?

$$\text{Minimum clock cycle} = 7 + 7 + 6 + 9 + 5 = 34 \text{ ns}$$

- b) What would be the clock cycle of a 5 stage pipelined processor?

$$\text{Clock cycle} = \text{the longest stage} + \text{pipeline register} = 9 + 1 = 10 \text{ ns}$$

- c) We would like to decrease the clock cycle of pipelined processor and we decided to divide one of the stages into two stages. Thus, the new pipelined processor will have 6 stages. Which stage would you divide to two? What would be the new clock cycle?

We need to divide MEM stage because it is the longest stage, then the longest stage will be IF and ID as a 7 ns.

$$\text{Clock cycle} = \text{the longest stage} + \text{pipeline register} = 7 + 1 = 8 \text{ ns}$$

- d) We would like run 1000 instructions on above specified processors. Assume there is no data and control hazards. What are the CPU times of these 1000 instruction on these three processors?

$$\text{CPU time} = \text{Instructions executed} * \text{CPI (Cycles per instruction)} * \text{Clock cycle time}$$

$$\text{CPU time for a} = 1000 * 1 * 34 * 10^{-9} = 34 * 10^{-6} \text{ s}$$

(For b there are 1000 instructions and 5 stage, then it will be 1004 cycles)

$$\text{CPU time for b} = 1000 * (1004 / 1000) * 10 * 10^{-9} = 10,04 * 10^{-6} \text{ s}$$

(For c there are 1000 instructions and 6 stage, then it will be 1005 cycles)

$$\text{CPU time for c} = 1000 * (1005 / 1000) * 8 * 10^{-9} = 8,04 * 10^{-6} \text{ s}$$

**Q5.** The MIPS program below is executed on the pipelined architecture given below. At a time instant, we observe that SrcAE=0x0000 0005.

**MIPS program:**

```
addi $t1, $0, 5
addi $t2, $0, 6
addi $t3, $0, 4
addi $t4, $0, 5
lw $s2, 40($0)
add $s3, $t1, $t2
sub $s4, $t3, $t4
and $s5, $t2, $t3
sw $s6, 20($t1)
or $s7, $t3, $t4
```

a) At the same moment, write down the instructions in the following phases:

Stage	Instruction
Fetch	and \$s5, \$t2, \$t3
Decode	sub \$s4, \$t3, \$t4
Execute	add \$s3, \$t1, \$t2
Memory	lw \$s2, 40(\$0)
Writeback	addi \$t4, \$0, 5

b) At the same moment, what are the values of the following signals?

Signal	Value
InstrD	sub \$s4, \$t3, \$t4
SrcBE	6
ALUOutM	40
MemWriteM	0
WriteRegW	t4

