12/04/14 10:01:51 /home/atmelfan/vhdl/C204/alu/alu.vhd

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.std_logic_unsigned.all;
 3
 4
5
    entity alu is
 6
7
         generic (
             WIDTH : integer := 8
 8
         );
 9
         port (
10
             wr, skip: out std_logic;
11
             OP: in std logic vector(3 downto 0);
12
             A: in std_logic_vector(WIDTH-1 downto 0);
13
             B: in std_logic_vector(WIDTH-1 downto 0);
14
             C: out std_logic_vector(WIDTH-1 downto 0)
15
         );
    end entity ; -- alu
16
17
    architecture arch of alu is
18
19
    begin
20
21
    process(OP, A, B)
22
    begin
23
         case OP is
24
              --0x0, NOP
             when x"0" =>
25
26
                  wr <= '0';
                  skip <= '0';
27
28
                  C <= (others => '0');
             --0x1, ADD
29
            when x"1" =>
30
                  wr <= '1';
31
32
                  skip <= '0';
33
                  C \leq B + A;
34
             --0x2, SUB
             when x"2" =>
35
                  wr <= '1';
36
                  skip <= '0';
37
38
                  C \leq B - A;
             --0x3, AND
39
             when \dot{x}"3" =>
40
                wr <= '1';
skip <= '0';
41
42
43
                  C <= B and A;
44
             --0x4, OR
45
             when x"4" =>
46
                  wr <= '1';
                  skip <= '0';
47
48
                  C \leq B \text{ or } A;
             --0x5, XOR
49
50
             when x"5" =>
                  wr <= '1';
51
52
                  skip <= '0';
                  C <= B xor A;
53
54
             --0x6, MICKE
55
             when x"6" =>
56
                  wr <= '1';
57
                  skip <= '0';
             C <= A;
--0x7, SKNE
when x"7" =>
58
59
60
                  wr <= '0';
61
                  if(A = B) then
62
63
                      skip <= '1';
64
                  else
                       skip <= '0';
65
66
                  end if;
67
                  C <= (others => '0');
68
             when others =>
69
                  wr <= '0';
                  skip <= '0';
70
71
                  C <= (others => '0');
72
         end case;
73
    end process;
74
75
    end architecture ; -- arch
```

12/4/2014 alu.vhd