12/04/14 10:06:06 /home/atmelfan/vhdl/C204/registers/registery.vhd

```
library ieee;
    use ieee.std_logic_1164.all;
    use ieee.std_logic_unsigned.all;
 3
 4
 5
    entity registery is
6
7
        generic (
             WIDTH: integer := 8;
8
             PROG: integer := 16
9
        );
10
        port (
             -- Register input/outputs
11
             clock, wren: in std_logic;
12
13
             addr_A, addr_B: in integer range 0 to 15;
14
             read_A, read_B: out std_logic_vector(WIDTH-1 downto 0);
             write_B: in std_logic_vector(WIDTH-1 downto 0);
15
16
             leds: out std logic vector(WIDTH-1 downto 0);
17
18
             -- Program counter output
19
             skip: in std_logic;
20
             pcout: out std_logic_vector(PROG-1 downto 0);
21
             --External memory output
22
             wr: inout std_logic;
23
             data: inout std_logic_vector(WIDTH-1 downto 0);
addr: inout std_logic_vector(15 downto 0)
24
25
        );
26
    end entity ; -- alu
27
    architecture arch of registery is
28
         type mem is array(0 to 14) of std logic vector(WIDTH-1 downto 0);
29
30
        signal registers: mem:
31
        signal pc: std logic vector(PROG-1 downto 0) := (others => '0');
32
33
         --Asynchronous read from registers or databuss
34
         --A read port
35
        process(addr_A, data, pc, registers)
36
        begin
37
             case addr_A is
38
                 when 15 => read_A <= data;</pre>
39
                 when 12 => read_A <= pc(15 downto 8);
                 when 11 => read_A <= pc( 7 downto 0);</pre>
40
41
                 when others => read A <= registers(addr A);</pre>
42
             end case;
43
        end process;
         --B read port
44
45
        process(addr_B, data, pc, registers)
46
        begin
             case addr_B is
47
48
                 when 15 => read B <= data;
49
                 when 12 => read_B <= pc(15 downto 8);</pre>
                 when 11 => read B <= pc( 7 downto 0);
50
                 when others => read B <= registers(addr B);</pre>
51
52
             end case:
53
         end process;
54
55
         --Synchronous write on falling edge
56
        process(clock, wren, registers, skip)
57
58
             --On falling edge, write data to registers or databuss
59
             if(falling edge(clock)) then
                  --If writing to PCH register, update PC
60
                 if(addr B = 12 and wren = '1') then
61
62
                      pc <= write_B&registers(11);</pre>
63
                      registers(addr_B) <= write_B;</pre>
64
                  --If not, increment PC as normal and write to registers
65
                 else
                      if(skip = '1') then
66
67
                          pc <= pc + 2;
68
                      else
69
                          pc <= pc + 1;
70
                      --If writing to DAT, write to databus instead
71
                      if(addr B = 15 and wren = '1') then
72
73
                          data <= write_B;</pre>
74
                      --If writing to PCL DO NOT UPDATE REGISTERS
75
                      elsif(addr_B = 11 and wren = '1') then
```

file://tmp/tmpxvfzhf.html 1/2

12/4/2014 registery.vhd

```
registers(addr_B) <= write_B;
--Not working with PCL or PCH, update them (and write to whatever register</pre>
76
77
     selected)
78
                          elsif(wren = '1') then
                               registers(11) <= pc( 7 downto 0);</pre>
79
                               registers(12) <= pc(15 downto 8);
registers(addr_B) <= write_B;
80
81
82
83
                     end if;
               end if;
84
85
          end process;
86
87
          --If reading/writing to register 15(DAT) set address so to external memory, else let them
          addr <= registers(13)&registers(14) when addr_A = 15 or addr_B = 15 else (others => 'Z'); wr <= '0' when addr_A = 15 or addr_B = 15 else 'Z';
88
89
90
          pcout <= pc;</pre>
91
          leds <= registers(0);</pre>
92
93
     end architecture ; -- arch
```

file:///tmp/tmpxvfzhf.html