

12/04/14 10:05:30 /home/atmelfan/vhdl/C204/decoder/decodey.vhd

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity decodey is
5      port(
6          --INSTRUCTIONz
7          ins: in std_logic_vector(15 downto 0);
8
9          --select registrery
10         Asel: out std_logic_vector(3 downto 0);
11         Bsel: out std_logic_vector(3 downto 0);
12         muxsel: out std_logic; -- selects between A register and intermediate.
13
14         --Intermediate
15         Inter: out std_logic_vector(7 downto 0);
16
17         --operation
18         op: out std_logic_vector(3 downto 0)
19     );
20 end decodey;
21
22 architecture arch of decodey is
23 begin
24     --iccc_eeee_aaaa_bbbb
25     --c = op code
26     --e = extended op code or upper 4bit intermediate data if i=1
27     --a = A operand or lower 4bit intermediate if i=1
28     --b = B operand
29     Asel <= ins(7 downto 4);
30     Bsel <= ins(3 downto 0);
31     Inter <= ins(11 downto 4);
32     --If op = "0000" => op = eeee else op = 0ccc
33     op <= ins(11 downto 8) when ins(15 downto 12) = "0000" else "0"&ins(14 downto 12) ;
34
35     muxsel <= ins(15);
36 end arch;
```