1.GC3355 Register Configuration Format

GC3355 register configuration format include command header and data.

Command header is marked by 55 AA which should be sent firstly, then host send CLUS_ADDR (4 bits), CHIP_ADDR (4 bits), REG_ADDR (8 bits) sequentially.

After command header, host is able to write N*32 bits data consecutively $(N \ge 1)$ to REG ADDR, REG ADDR+1, REG ADDR+2, ... REG ADDR+N-1.

Whatever command header and data, the order of 32 bits is:

Byte0/Bit [7:0], Byte1/Bit [15:8], Byte2/Bit [23:16], Byte3/Bit [31:24].

Because UART will transmit each byte from bit [0] to bit [7], 32bits data is transmitted from bit [0] to bit [31] on UART.

	Byte3	Byte2	Byte1	Byte0	Transmit Order	Data@Register
Command Header	REG_ADD R	{CLUS_ADDR, CHIP_ADDR}	AA	55	55 AA {CLUS_ADDR, CHIP_ADDR} REG_ADDR	
DATA0	В3	B2	B1	В0	B0 B1 B2 B3	0xB3B2B1B0 @ REG_ADDR
DATA1	B7	B6	B5	B4	B4 B5 B6 B7	0xB7B6B5B4 @ REG_ADDR+1
DATA2	ВВ	ВА	В9	В8	B8 B9 BA BB	0xBBBAB9B8 @ REG_ADDR+1

There are 3 CHIP_ID pins indicate the chip address. GC3355 only accept register access when CHIP_ADDR of command header match CHIP_ID or CHIP_ADDR is 0xf (It means this is a broadcast command)

GC3355 supports burst mode for register configuration, so the below 2 sequences have the same function. GC3355 request time interval between 2 commands must longer than UART timeout value.

Sequence 1: Command Header (REG_ADDR), DATA0, DATA1, DATA2, DATA3

Sequence2: Command Header (REG_ADDR), DATA0 -> Command Header (REG_ADDR), DATA1, DATA2, DATA3

2.CPM Register

CLUS_ADDR=0xE

REG ADDR	NAME	DEFAUT	Description
(8 bits)		VALUE	
0x0	[31]pll_BP	1	PLL Bypass mode select, Fout = Fin
	[30]pll_BS	0	PLL Band Select 1: High band, 500MHz<=Fvco<=1GHz 0: Low band, 300MHz<=Fvco<=600MHz
		2'b01	PLL Output divider, valid when pll_BP is 0 00: Fout = Fvco 01: Fout = Fvco /2
	[29:28]pll_OD		10: Fout = Fvco /4 11: Fout = Fvco/8
	[27:21]pll_F	0x27	PLL Feedback divider Fvco = Fref*(pll_F+1)
		0	PLL Input divider
	[20:16]pll_R		Fref = Fin/(pll_R+1)
		0	1: enable core output clock divider
	[6]core_clk_out1_diven		0: disable core output clock divider
		1	0: core clock = core clock out0

[5]core_clk_sel1

			1: core clock = external clock
		0	0: core clock out0 = PLL output clock
	[4]core_clk_sel0		1: core clock out0 = PLL output clock/2
	[3]pll_clk_gate	0	PLL output clock gate
	[2]pll_recfg	0	Re-config PLL
		0	Config CPM, Write 1,Clear by HW
	[0]cfg_cpm		All pll parameters are updated until SW set this bit.
			//pad_output_mode: This register affect RPT_P/PRT_N/BTC_BUSY/LTC_BUSYN
			//00: open-drain mode //01: output low
			//10: open-drain mode, same to 00 //11: normal mode
0x1	pad_output_mode [1:0]	2'b00	Please refer to GC3355 datasheet and GC3355 application note for detail.
0x2	btc_clk_en[31:0]	0xfffffff	BTC core clock N enable
0x3	btc_clk_en[63:32]	0xffffffff	N:0-159
0x4	btc_clk_en[95:64]	0xfffffff	
0x5	btc_clk_en[127:96]	0xfffffff	
0x6	btc_clk_en[159:128]	0xfffffff	
0x10	[27:0]pwm_clkl	0x10000	PWM low period, unit is external clock cycle
	[31]pwm_en	0	PWM enable
0x11	[27:0]pwm_clkh	0x10000	PWM high period, unit is external clock cycle

	[28]uart_rev_fast	1	Uart receiver fast mode
			0: Uart receiver need wait 1 bit time on UART after stop bit
			1: Uart receiver don't wait
	[27:26]uart_mode	2'b01	Baud rate divider mode
			00: 4 times oversample
			01: 8 times oversample
			10: 16 times oversample
		0x82	Baud rate divider fraction
			X.Y = External Clock Frequency/(Target Baudrate*uart_mode)
	[35:16]wart dividar		
	[25:16]uart_divider0	0.45	uart_divider0 = INT(0.Y*1024)
		0x1b	Baud rate divider integer
	*		X.Y = External Clock Frequency/(Target Baudrate*uart_brdiv_mode)
0x20	[15:0]uart_divider1		uart_divider1 = X
		1	Uart timeout enable
	[31]timeout_en		Enable UART clear internal state when timeout happened.
	[15:0]timeout_value	0x1f	Uart timeout threshold
	[15.0]timeout_value	OXII	
			Time interval between 2 commands.
0x21			The unit is 1 bit time on UART.
		0	1: rpt_p is used as ltc_rpt
0x30	[6]ltc_sel[1]		0: rpt_p is not used as ltc_rpt

	0	1: rpt_n is used as ltc_rpt
[5]ltc_sel[0]		0: rpt_n is not used as ltc_rpt
	0	1: disable LTC clock
[3]ltc_clk_disa	able	0: enable LTC clock
	3'b001	LTC core clock divider
[2:0]ltc_div		LTC core clock = BTC core clock/(ltc_div+1)

LTC register is only writable when LTC_EN=1. ltc_sel is effective right way when writing register. Others need write cfg_cpm to be effective

3.BTC Register

CLUS_ADDR=0x0

NAME	DEFAUT	Description
	VALUE	
NONCE		BTC Initial NONCE
A0		
В0		
CO		
D0		
EO		
FO FO		
G0		
НО		BTC MIDSTATE
WO		BTC DATA2
W1		
W2		
	NONCE A0 B0 C0 D0 E0 F0 G0 H0 W0	NONCE A0 B0 C0 D0 E0 F0 G0 H0 W0 W1

	[31]bist_en		Bist mode enable
	[27:16]bist_core_cnt		Bist mode core counter
0x1e	[15:0]bist_dly_cnt		Bist mode delay counter
		1	1: start BTC after write W2
	[31]force_start		0: start BTC after nonce overflow
	[30]uart_en	0	SW UART enable
		0	Enable BTC UART mode
			BTC UART transmits data which is directly
	[29]dbg_uart		from BTC UART receiver.
		1	BTC report Byte Order
			1: Byte0,Byte1,Byte2,Byte3
	[28]rpt_swap		0: Byte3,Byte2,Byte1,Byte0
		0x10f4	BTC report Baud rate
			BTC core clock/rpt_cycle is BTC UART
			Report Baud Rate
			For example,
0xff	[15:0] rpt_cycle		500MHz/0x10f4 ~= 115200 bps

4.LTC Register

CLUS_ADDR=0x1

REG ADDR	NAME	DEFAUT	Description
(8 bits)		VALUE	

0x0-0x7	D0-D7		LTC Target
0x8-0xf	D8-D15		LTC MIDSTATE
0x10-0x22	D16-D34		LTC DATA_IN
0x23	NONCE_MIN		The minimum nonce value
0x24	NONCE_MAX		The maximum nonce value
		2'b00	LTC compare mode
			2'b00: LTC match if scrypt result == Target
	[4:3]ltc_cmp_mode		2'b10: LTC match if scrypt result <= Target
	[2]use_ltc_uart	0	Use LTC UART receiver
			SW reset LTC report unit, active low
	[1]sw_rpt_rst	1	This reset also need SW clear
			SW reset LTC calculation unit, active low
0x28	[0]sw_unit_rst	1	This reset also need SW clear