



## CA

- What
- Functional behaviour.
- Instruction set, Addressing Mode
- Low level design issue

## CO


- How
- Structural relationship
- CKT design, CPU, ALU
- Memory
- High level design issue

## \* Functional Units of Computer




Date 19/7/24  
Page .....

### \* Bus Structure




### \* Types of Bus Structure -

**Single Bus Structure** - capable of doing all operations.  
- using multiple like read & write  
- one instruction at a time



### \* Two Bus Structure

- Multiple instructions at the same time  
Add(a,b) → all data at same time




### \* Processor-Memory Structure

MAR = Memory Address Register  
IR = Instruction Register

Program Counter → PC  
Memory Data Register = MDR

### \* Connection between Processor & Main Memory



### Example -

Add: R0, LOCA (Location A)  
// R0 ← Rn + M(LOCA)

(OR)  
Load R1, LOCA // R1 ← M(LOCA)  
Add: R0, R1 // R0 ← R0 + R1

MAR - carries the address of the location where data is going to be stored.

MDR - save data present in location

PC - points to address of next instructions which need to be executed.

GPR - intermediate results are stored here temporarily.

IR - receives and executes current working instructions.

## \* Instruction Format

Mode	OP code	Address / Operand
		operation

\* CPU Operations  
- Stack based organisation  
- General registers organisation

→ Instruction type 1-

1] 3 Address instruction type  
OP code  $\leftarrow$  (Add) / R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub> / Address  
R<sub>1</sub>  $\leftarrow$  R<sub>2</sub> + R<sub>3</sub>

2] 2 Address instruction type  
Add (R<sub>1</sub>), R<sub>2</sub>  $\rightarrow$  Source

Destination R<sub>1</sub>  $\leftarrow$  R<sub>1</sub> + R<sub>2</sub>

3] 1 Address instruction type (Single accumulator organisation)  
4] 0 Address instruction type (Stack based organisation)

→ 1 Add  $\Rightarrow$  Load \* Here accumulator is used rather than registers.  
Add \*

A  $\leftarrow$  M[x]  
Temporary storage  $\leftarrow$  (A)  $\leftarrow$  Ac + M[x]

provided by accumulator

→ Zero Address

Push A

Add B

Pop C

## 1] 3 Address

OP Code	DA	SA1	SA2
e.g.	C = A + B	// M[C] $\leftarrow$ M[A] + M[B]	

Add C, A, B

## 2] 2 Address

OP Code	DA	SA
e.g.	C = A + B	// M[C] $\leftarrow$ M[A]

Mov C, A  $\rightarrow$  M[C]  $\leftarrow$  M[C] + M[B]

Add C, B Moving A to C or we have only two string address

## 3] 1 Address

OP Code	Operand Address < SA >
e.g.	C = A + B // A[C] $\leftarrow$ M[A]

load A (A)  $\leftarrow$  (A) + M[B]  
add B M[C]  $\leftarrow$  Ac

## 4] 0 Address

OP Code	Top of the stack
e.g.	TOS $\leftarrow$ A
	Push A
	TOS $\leftarrow$ B
	Push B
	TOS $\leftarrow$ A + B
	add
	Pop C
	M[C] $\leftarrow$ T.O.S

$$(A + B) \times C$$

add R<sub>1</sub>, A, B // R<sub>1</sub>  $\leftarrow$  M[A] + M[B]

mul R<sub>1</sub>, C // R<sub>1</sub>  $\leftarrow$  R<sub>1</sub> \* M[C]

201124

Date \_\_\_\_\_  
Page \_\_\_\_\_

Q) Write a program to evaluate arithmetic statement.

$$x = (A+B) * (C+D)$$

Soln Three address instruction

ADD R<sub>1</sub>, A, B // R<sub>1</sub> ← M[A] + M[B]

ADD R<sub>2</sub>, C, D // R<sub>2</sub> ← M[C] + M[D]

MUL X, R<sub>1</sub>, R<sub>2</sub> // M[X] ← R<sub>1</sub> \* R<sub>2</sub>

Two address instruction

MOV R<sub>1</sub>, A // R<sub>1</sub> ← M[A]

ADD R<sub>1</sub>, B // R<sub>1</sub> ← R<sub>1</sub> + M[B]

MOV R<sub>2</sub>, C // R<sub>2</sub> ← M[C]

ADD R<sub>2</sub>, D // R<sub>2</sub> ← R<sub>2</sub> + M[D]

MUL X, R<sub>1</sub>, R<sub>2</sub> // M[X] ← R<sub>1</sub> \* R<sub>2</sub>

One address instruction

load A // Ac ← M[A]

ADD B // Ac ← Ac + M[B]

STORE T // M[T] ← Ac

load C // Ac ← M[C]

ADD D // Ac ← Ac + M[D]

MUL T // Ac ← Ac \* M[T]

Store X // M[X] ← Ac

Zero address instruction

Push A // TOS ← A

Push B // TOS ← B

Add // TOS ← (A+B)

201124

201124

201124

Push C // TOS ← C  
 Push D // TOS ← D  
 add // TOS ← (C+D)  
 MUL // TOS ← (C+D) \* (A+B)  
 Pop X // M[X] ← TOS

$$\text{Q) } Y = \frac{(A-B)}{(C+D \times E)}$$

Soln Three address instruction

SUB R<sub>1</sub>, A, B // R<sub>1</sub> ← M[A] - M[B]  
 MUL R<sub>2</sub>, D, E // R<sub>2</sub> ← M[D] \* M[E]  
 Add R<sub>2</sub>, C, R<sub>1</sub> // R<sub>2</sub> ← R<sub>2</sub> + M[C]  
 DIV Y, R<sub>1</sub>, R<sub>2</sub> // M[Y] ← R<sub>1</sub> / R<sub>2</sub>

Two address instruction

MOV R<sub>1</sub>, A // R<sub>1</sub> ← M[A]  
 SUB R<sub>1</sub>, B // R<sub>1</sub> ← R<sub>1</sub> - M[B]  
 MOV R<sub>2</sub>, D // R<sub>2</sub> ← M[D]  
 MUL R<sub>2</sub>, E // R<sub>2</sub> ← R<sub>2</sub> \* M[E]  
 Add R<sub>2</sub>, C // R<sub>2</sub> ← R<sub>2</sub> + M[C]  
 Mov Y, R<sub>1</sub> // M[Y] ← R<sub>1</sub>  
 Div Y, R<sub>2</sub> // M[Y] ← M[Y] / R<sub>2</sub>

One address instruction

load A // Ac ← M[A]  
 Sub B // Ac ← Ac - M[B]  
 Store T // M[T] ← Ac  
 load D // Ac ← M[D]  
 Mul E // Ac ← Ac \* M[E]  
 Add C // Ac ← Ac + M[C]

Q Date \_\_\_\_\_  
Page \_\_\_\_\_

DIV Y // AC  $\leftarrow$  M[7]/AC  
Store Y // M[7]  $\leftarrow$  AC

### Zero address instruction

Push A	TOS $\leftarrow$ A
Push B	TOS $\leftarrow$ B
Sub	TOS $\leftarrow$ (A - B)
Push C	TOS $\leftarrow$ C
Push D	TOS $\leftarrow$ D
Push E	TOS $\leftarrow$ E
MUL	TOS $\leftarrow$ (D * E)
Add	TOS $\leftarrow$ C + (D + E)
Div	TOS $\leftarrow$ (A - B) / C + (D + E)
Pop Y	Y $\leftarrow$ TOS

26/7/24

Q Date \_\_\_\_\_  
Page \_\_\_\_\_

$$\therefore \text{Size of immediate operand} \\ = 32 - (6 + 5 + 5) \\ = 16 \text{ bits}$$

Q A processor has 512 distinct instruction and 80 general purpose register. A 32 bit instruction word has an OP-code, one register operand and a memory operand. How many bits are reserved for memory operand field? Instruction =  $512 = 2^9$  = 9 bits. Register length =  $80 = 2^7$  7 bits. Size of instruction = 24 bit.

OP Code	R <sub>1</sub>	Memory operand
9 bits	7 bits	8 bits

$$\therefore \text{Size of memory operand} \\ = 24 - (9 + 7) \\ = 8 \text{ bits}$$

Q Consider a processor with 64 registers and an instruction set of size 12. Each instruction has 5 distinct fields namely OP code, two source registers, one destination register and 12 bit immediate value. Each instruction must be stored in byte aligned fashion. If a program has 100 instruction calculate the amount of memory consumed by program?

Q Processor has 40 distinct instruction and 24 general purpose register. A 32 bit instruction word has an OP-code, two register operands and an immediate operand. Calculate the number of bits available for immediate operand?

Sol Instruction =  $40 = 2^6$  6 bits  
Registers  $= 24 = 5$  bits ( $2^5$ )  
Size of instruction = 32 bit

OPCode	R <sub>1</sub>	R <sub>2</sub>	Immediate Operand
6 bits	5 bit	5 bit	16 bits.

Immediate value = 12 bit

Register length = 64 =  $2^6$  bit  
Size of instruction = 12 bit =  $2^4$

OP code | R<sub>1</sub> | R<sub>2</sub> | R<sub>3</sub> | Immediate operand.  
3 bits + 6 bits + 6 bits = 12 bit

For instruction memory required

$$= 40 + 6 + 6 + 6 + 12 \\ = 34 \text{ bits} = 5 \text{ byte.} (4+1)$$

= 32 + 2

For 100 such instruction

$$= 100 \times 5$$

$$= 500 \text{ bytes}$$

29/7/24

## \* Addressing Mode - Unit 2 Topic

Mode | OP Code | Address / Operand

↳ is always of 1 bit size

The way in which operand are chosen (fetch) during the program execution depending on addressing mode of instruction.

### Mode Field -

Mode Field is related to address / operand field. So we name it as a Addressing Mode. It specifies how to interpret the information within the address field.

It specifies how to compute actual and effective address of operand.

## → Types of Addressing Mode

- 1] Implied Addressing Mode / Implicit Mode
  - 2] Immediate Addressing Mode
  - 3] Direct Addressing Mode. Address is specified
  - 4] Indirect Addressing Mode Memory address
  - 5] Registers - Direct Mode Memory address specifies register
  - 6] Registers - Indirect Addressing Mode
  - 7] Auto-increment - Auto-decrement AM specifies address
  - 8] Relative Addressing Mode Address Field
  - 9] Index Addressing Mode + counter
  - 10] Base Register Addressing Mode content
- Also known as Displacement Addressing Mode

31/7/24

### 1] Implied Mode (Implicit Mode)

e.g. PUSH, POP

### 2] Immediate Mode

- Direct value is given.

OP Code | Operand

e.g. load #7 ... AC ←

Effective address is given.  
The address at which we find operand directly is effective address.

### 3] Direct Mode

Instruction.

OP Code | Add A

Memory

→ Operand

e.g. ADDA ... AC ← AC + M[7]


LOADB ... AC ← M[3]

Accumulator is used because it is one add instruction

### 4] Indirect Mode

Instruction  
OP Code | Add A

- I add instruction.




e.g. ADD (A)

$\Rightarrow$  ADD QA ... AC  $\leftarrow$  AC + M[M[A]]

### 5] Register Direct Mode

Instruction  
OP Code | Register Add R



e.g. EA = R

MOV R<sub>1</sub>, R<sub>2</sub> ... R<sub>1</sub>  $\leftarrow$  R<sub>2</sub>

### 6] Register Indirect Mode

EA = (R<sub>i</sub>)

e.g. ADD (R<sub>1</sub>), R<sub>2</sub> ... M[R<sub>1</sub>]  $\leftarrow$  M[R<sub>1</sub>] + R<sub>2</sub>

### 7] Auto Increment / Decrement

In Auto Increment

EA(R<sub>i</sub>) +

e.g. ADD R<sub>1</sub>, (R<sub>2</sub>) + ...

$\Rightarrow$  R<sub>1</sub>  $\leftarrow$  R<sub>1</sub> + M[R<sub>2</sub>],  
R<sub>2</sub>  $\leftarrow$  R<sub>2</sub> + 1

### In Auto Decrement

EA = -(R<sub>i</sub>)

e.g.  
ADD R<sub>1</sub>, -(R<sub>2</sub>) ... R<sub>2</sub>  $\leftarrow$  R<sub>2</sub> - 1  
R<sub>1</sub>  $\leftarrow$  R<sub>1</sub> + M[R<sub>2</sub>]

### 8] Displacement Addressing Mode

Types -

a) Relative Addressing

(EA = PC + A)


b) Indexed - II -

(EA = A + (X R))

c) Base Registers - II -

(EA = R<sub>i</sub> + A)

OP Code | Registers | Add



### 8] Relative Addressing Mode

EA = (PC) + A

e.g.  
load A(PC) ... AC  $\leftarrow$  M[PC+A]

9) Indexed Addressing Mode  
 $EA = A + (XR) - \text{index register}$

e.g.  
 $\text{ADD } R_1, 20(R_2)$  ...  $R_1 \leftarrow R_1 + M[R_2 + 20]$

10) Base Addressing Mode  
 $EA = CR_1 + A$

e.g.  
 $\text{Load } A(CR_1)$  ...  $R_1 \leftarrow M[R_1 + A]$   
 $\text{ADD } R_1, 20(R_2)$  ...  $R_1 \leftarrow M[R_2 + 20]$

	Add	Memory
100	load to AC Mode	
101	Address = 400	None
102	Next instruction	word
[PC=100]		
[R1=300]		
[XR=50]	299	250
[AC]	300	600
450	900	675
502	375	
700	200	

1) Implicit mode

2) Immediate Mode

$EA = \text{constant}$   
 Operand = 400

3) Direct Mode

$EA = 400$

Operand = 700

4) Indirect Mode

$EA = 400$

$EA = 700$

Operand = 200

5) Register Direct Mode

$EA = \text{Register}$

Operand = 300

6) Register Indirect Mode

$EA = 300$

Operand = 600

7) Auto Increment / Decrement

$EA = 300$

Operand = 600

$EA = 299$

Operand = 500

$EA = 250$

8) Relative Addressing Mode

$EA = 400 + 102$

$= 502$

Add = 102

Operand = 375

Q) Index Addressing Mode  
 $EA = 400 + 50 = 450$   
 Operand = 200

Q) Base Addressing Mode  
 $EA = 400 + 300 = 700$   
 Operand = 200

Q) Given the following memory values and one address machine with an AC. What values do the following instruction load into AC.

Load 20 contain 70  
 -11- 40 contain 80  
 -11- 70 -11- 100  
 -11- 80 -11- 120

Instructions are

- ① Load immediate 20 20 20
- ② Load direct 20 100 70
- ③ Load indirect 20 100

Q) Word 20 contain 40  
 30 contain 50  
 40 contain 60  
 50 contain 70

Instructions are

- ① Load immediate 20 Operand = 20
- ② Direct 20 EA = 20 Operand = 40
- ③ Indirect 20 EA = 40 Operand = 60

Q) ① Load direct 60 EA → x & operand → x  
 ② Load indirect 60 EA = x & operand = x

Q) Word 20 contain 40  
 30 contain 50  
 40 contain 60  
 50 contain 70

Instructions are

- ① Immediate 20 Operand = 20
- ② Direct 20 EA = 20 Operand = 40
- ③ Indirect 20 EA = 40 Operand = 60
- ④ Direct 60 EA = x Operand = x
- ⑤ Indirect 60 EA = x Operand = x

Q) An instruction is stored at location 500 with its address field at loc 501. Address field has value 600. A process or register R = 400 evaluate the EA and operand if addressing mode of instruction are


- ① Direct AM ⑥ Immediate AM
- ② Relative AM ⑦ Register Indirect AM
- ③ Index with R.

500	Load to AC Mode	R = 400
501	Address = 600	
502	Next instruction.	

$$\begin{aligned}
 ④ EA &= 500 \quad 0 = 60 & ⑥ 0 = 500 & ⑦ 500 \mid 502 \quad 0 = x \\
 ③ EA &= x \quad 0 = x & ⑧ EA = 500 + 400 & = 1100 \\
 & & & = 1000 + 600 \\
 & & & = 1600
 \end{aligned}$$

7/8/24

## # Instruction Cycle



### \* RISC and CISC

These are instruction set architecture. Provides interface between hardware & software.

RISC → Reduce instruction set computer.  
reduce large inst. to smaller ones.

CISC → Complex instruction set computer.  
require more no. of instruction for single operations (1s-20 just for one operation)

Time generator → It provides timing for number of micro-instruction using time generator.

Instruction used is:  
1) Combinational ckt  
2) Encoder.

ID - Instruction decoder.

\* All instruction goes into control signal.  
and more using single clock in Handwired Control Unit. All signals are active at a time.

### Unit-0

- (1) Harvarded Wires' Unit
- (2) Bus Organization
- (3) Microprogram Control Unit
- (4) Numerical

9/8/24







Fig. Handwired Control Unit < Block Diagram >



①	Handwired Control Unit Vs μ-processor Control Unit
1)	Control Signals - Hardware μ-processor
2)	Modification - Difficult easier
3)	Instruction set - word oriented instruction word length for instruction
4)	Debugging - Difficult easier
5)	Execution speed. - Faster less computation
6)	Memory - Less more memory
7)	Cost - High low
8)	Processor - RISC processor CISC processor
9)	Structure. - Hardware approach. Software approach

### $\mu$ -programmed control unit



- Memory issue occurs after certain limit i.e. above 61 bit
- Memory increase/expansion horizontal.

	Horizontal	Vertical
CS -	Less	More
Decoder -	No decoder	Present
Memory -	More	Less
Execution -	Fast	Slow as compared

2 4 8 16 32 64 128 256 512 1024

- 1) Consider a hypothetical control unit which has total 233 control signal. How many bits are required in control unit for horizontal micro programming and vertical  $\mu$ -programming?

→ For vertical  $\mu$ -programming,  
 Control signal = 233      128      128  
 $\therefore$  No. of bits required =  $2^n$   
 $233 = 2^8$   
 8 bits required.

For horizontal  $\mu$ -programming,  
 Control signal = 233      128  
 No. of bits required = 233 control signals.

- 2) Consider a  $\mu$ -program control unit design which support 7 group of mutually exclusive control signals. How many more control bit are required using horizontal  $\mu$ -programming over vertical  $\mu$ -programming?

Group	G <sub>1</sub>	G <sub>2</sub>	G <sub>3</sub>	G <sub>4</sub>	G <sub>5</sub>	G <sub>6</sub>	G <sub>7</sub>	
CS	2	1	10	4	1	18	23	6

→ For horizontal  $\mu$ -programming  
 Control signal = G<sub>4</sub>  
 $\therefore$  No. of bits required = 64 control signal.

For vertical  $\mu$ -programming  
 Control signal = 1 + 4 + 2 + 1 + 5 + 5 + 3  
 $\therefore$  No. of bits required = 21 bits  
~~21~~  
 = 21 bits.

$$16 \text{ bit} = 4 \text{ words}$$

Date .....  
Page .....

More Control bits required  
 = Horizontal - Vertical  
 =  $64 - 62$   
 =  $2$  bits  
 =  $2^2$  bits

26/3/24

$$2^{10} = 4 \text{ K}$$

$$4 \text{ K} = 4 \times 2^{10}$$

Date .....  
Page .....

$$\text{Address field} = 22 - 8 + 4$$

$$= 10 \text{ bits}$$

$$\therefore \text{Size of control memory} = 2^n \times \text{size of control word}$$

$$= 2^{10} \times 22$$

$$= 22528 \text{ bits}$$

### \* Micro-Instruction Format

Control Field	Address Field	Flags	Branch Field	no. of bits
Horizontal = $C$ bits	- no. of control word	- no. of bits		$= \log_2 R$
Vertical = $\log_2 C$	word			$= \log_2 F$

- size of control memory

$$G = 2^n \times \text{size of control word}$$

Q Consider a control memory unit in which 22 bits micro-instruction is stored. The micro-instruction having 3-fields - address field, branch field having size of 8 bit and contain 16 flags. What is the size of control memory?

8in Micro-instruction size = 22 bits.

Branch field = 8 bits.

No. of Flags = 16 = 4 bits ( $2^4$ )

22 bits

Address Field	Flags	Branch Field
10 bit	4 bit	8 bit

Q Consider a control unit that supports 4K words. A hardware contains 64 control signals and 16 flags. What is the size of control word used in bits and bytes? Using horizontal and vertical programming?

Control signal	Flags	Address
6 bits.	4 bits.	12 bits

$$\text{Address} = 4 \text{ K} = 2^{10} \times 4 = 2^2 \times 2^{10} = 2^{12}$$

$$= 12 \text{ bits.}$$

$$\text{Control signal} = 64 = 2^6 = 6 \text{ bits.}$$

$$\text{Flags} = 16 = 2^4 = 4 \text{ bits.}$$

$$\begin{array}{ll} \text{Horizontal} & \text{Vertical} \\ \text{Control signal} = 64 & \text{Control signal} = 6 \end{array}$$

$$\therefore \text{Control word} = 6 + 4 + 12$$

$$(\text{Vertical}) = 22 \text{ bits.}$$

$$\begin{array}{ll} \text{Control word} & \text{Horizontal} \\ = 4 + 6 + 12 & = 20 \text{ bits.} \end{array}$$

29/8/26

Date \_\_\_\_\_  
Page \_\_\_\_\_

Q Computer supports 5 instructions  $I_1$  to  $I_5$  and four time cycles  $T_1$  to  $T_4$ . Control signals for computer 'Z' is  $Z = (I_1 + I_2)T_1 + T_2 + T_3 + T_4(I_2 + I_3 + I_4 + I_5)$   
During the execution of  $I_5$  what are the time cycles for execution.

$$\text{SOLN } Z = T_1(I_1 + I_2) + T_2 + T_3 + T_4(I_2 + I_3 + I_4 + I_5)$$

$$T_1 = I_1, I_2$$

$$T_2 = I_1, I_2, I_3, I_4, I_5$$



$$T_3 = I_1, I_2, I_3, I_4, I_5$$

$$T_4 = I_2, I_3 + I_4, I_5$$

∴ Boolean expression

Time cycle for  $I_5$   
is  $T_2, T_3$  and  $T_4$

$I_5 = ?!$



Time cycle =  $\{T_2, T_3, T_4\}$

$$\begin{aligned} \text{Size of control memory} &= 2^D \times 80 \\ (\text{Horizontal}) &= 2^{12} \times 80 \\ &= 327680 \text{ bits.} \\ &= 40960 \text{ bytes.} \end{aligned}$$

$$\begin{aligned} \text{Size of control memory} &= 2^D \times 22 \\ (\text{Vertical}) &= 2^{12} \times 22 \\ &= 90112 \text{ bits.} \\ &= 11264 \text{ bytes.} \end{aligned}$$

- Q A hardwired uses 10 control signals  $S_1$  to  $S_{10}$  in various time clock  $T_1$  to  $T_5$  to implement instruction  $I_1$  to  $I_4$  as shown below. Find the boolean expression to generate control signal  $S_5$ .

	$T_1$	$T_2$	$T_3$	$T_4$	$T_5$
$I_1$	$S_1, S_3, S_5$	$S_2, S_4, S_6$	$S_1, S_7$	$S_{10}$	$S_8, S_9$
$I_2$	$S_1, S_3, S_5$	$S_2, S_4, S_{10}$	$(S_5) S_6, S_7$	$S_8$	$S_{10}$
$I_3$	$S_1, S_3, S_5$	$S_7, S_8, S_{10}$	$S_2, S_6, S_9$	$S_{10}$	$S_1, S_3$
$I_4$	$S_1, S_3, S_5$	$S_2, S_6, S_7$	$(S_5) S_{10}$	$S_8, S_9$	$S_{10}$

$$\text{SOLN } T_1 = S_5(I_1, I_2, I_3, I_4) = T_1 \text{ is generated in all instructions.}$$

$$T_2 = S_5(I_2, I_4)$$

$$\begin{aligned} \therefore \text{Boolean expression} \\ = T_1 + T_2(I_2, I_4) \end{aligned}$$