```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
 4
     entity bancoDeRegistrador16X13 is
 5
       port (wr data: in std logic vector(12 downto 0);
 6
             cont wr, cont rd: in std logic vector(3 downto 0);
 7
             clk_br, ld_wr, ld_rd, clr_reg: in std_logic;
             rd data: out std_logic_vector(12 downto 0));
8
9
     end bancoDeRegistrador16X13;
10
11
     architecture ckt of bancoDeRegistrador16X13 is
12
        component MUX16 1 13Bits is
13
           port (I15 16, I14 16, I13 16, I12 16, I11 16, I10 16, I9 16, I8 16, I7 16:
     std logic vector(12 downto 0);
14
                 I6_16, I5_16, I4_16, I3_16, I2_16, I1_16, I0_16: std_logic_vector(12 downto 0);
                 S 16: in std_logic_vector(3 downto 0);
15
16
                 ld mux 16: in std logic;
17
                 d_16: out std_logic_vector(12 downto 0));
18
        end component;
19
20
        component decodificador1X16 is
21
           port (ld_dec: in std_logic;
22
                 i in: in std logic vector(3 downto 0);
23
                 d out: out std logic vector(15 downto 0));
24
        end component;
25
26
        component reg13Bits is
           port (clk, preSet, clr, load: in std logic;
27
                 d: in std_logic_vector(12 downto 0);
28
29
                 q: out std_logic_vector(12 downto 0));
30
        end component;
31
32
33
        signal saida reg 00, saida reg 01, saida reg 02, saida reg 03, saida reg 04,
     saida reg 05, saida reg 06, saida reg 07: std logic vector(12 downto 0);
34
        signal saida_reg_08, saida_reg_09, saida_reg_10, saida_reg_11, saida_reg_12,
     saida_reg_13, saida_reg_14, saida_reg_15, saida_mux: std_logic_vector(12 downto 0);
35
        signal saida_decod: std_logic_vector(15 downto 0);
36
37
        begin
38
           Dec wr: decodificador1X16 port map(
39
              ld dec => ld wr,
40
              i in => cont wr,
41
              d out => saida decod);
42
43
           Reg00: reg13Bits port map(
44
              clk => clk br,
45
              preSet => '1',
46
              clr => clr reg,
47
              load => saida decod(0),
48
              d => wr_data,
49
              q => saida_reg_00);
50
           Reg01: reg13Bits port map(
51
52
              clk => clk br,
53
              preSet => '1',
54
              clr => clr req,
55
              load => saida decod(1),
56
              d => wr data,
57
              q => saida_reg_01);
58
           Reg02: reg13Bits port map(
59
60
              clk => clk br,
61
              preSet => '1',
              clr => clr_reg,
62
63
              load => saida decod(2),
```

```
64
                d => wr data,
 65
                q \Rightarrow saida reg 02);
 66
 67
             Reg03: reg13Bits port map(
 68
               clk => clk br,
 69
                preSet => '1',
 70
               clr => clr_reg,
 71
                load => saida_decod(3),
 72
               d => wr data,
 73
               q => saida reg 03);
 74
 75
            Reg04: reg13Bits port map(
 76
               clk => clk br,
                preSet => '1',
 77
 78
               clr => clr reg,
 79
               load => saida decod(4),
               d => wr data,
 80
 81
                q \Rightarrow saida reg 04);
 82
 83
            Reg05: reg13Bits port map(
               clk => clk br,
 84
 85
                preSet => '1',
               clr => clr reg,
 86
 87
                load => saida decod(5),
 88
               d => wr data,
 89
                q \Rightarrow saida reg 05);
 90
 91
             Reg06: reg13Bits port map(
               clk => clk_br,
 92
 93
               preSet => '1',
 94
               clr => clr reg,
               load => saida decod(6),
 95
 96
               d => wr data,
 97
               q => saida reg 06);
 98
 99
            Reg07: reg13Bits port map(
100
               clk => clk br,
                preSet => '1',
101
102
               clr => clr reg,
103
               load => saida_decod(7),
104
               d => wr_data,
105
               q \Rightarrow saida reg 07);
106
107
            Reg08: reg13Bits port map(
108
               clk => clk br,
109
                preSet => '1',
110
               clr => clr_reg,
               load => saida_decod(8),
111
112
                d => wr data,
113
                q \Rightarrow saida_reg_08);
114
115
            Reg09: reg13Bits port map(
116
               clk => clk_br,
117
                preSet => '1',
118
               clr => clr reg,
119
               load => saida decod(9),
120
               d => wr data,
121
                q => saida_reg_09);
122
123
            Reg10: reg13Bits port map(
               clk => clk_br,
124
125
               preSet => '1',
126
               clr => clr_reg,
127
               load => saida decod(10),
128
               d => wr data,
129
                q => saida_reg_10);
```

130

```
131
            Reg11: reg13Bits port map(
132
              clk => clk br,
133
              preSet => '1',
              clr => clr_reg,
134
135
               load => saida decod(11),
136
               d => wr data,
137
               q \Rightarrow saida reg 11);
138
139
           Reg12: reg13Bits port map(
140
              clk => clk_br,
141
              preSet => '1',
142
               clr => clr req,
143
              load \Rightarrow saida decod(12),
144
               d => wr data,
145
               q \Rightarrow saida_reg_12);
146
147
            Reg13: reg13Bits port map(
148
               clk => clk br,
149
               preSet => '1',
150
               clr => clr reg,
151
               load => saida_decod(13),
152
               d => wr data,
153
               q \Rightarrow saida reg 13);
154
155
            Reg14: reg13Bits port map(
156
              clk => clk br,
157
              preSet => '1',
158
               clr => clr reg,
159
               load => saida decod(14),
160
               d => wr data,
161
               q \Rightarrow saida reg 14);
162
163
            Reg15: reg13Bits port map(
164
              clk => clk br,
165
               preSet => '1',
166
               clr => clr reg,
167
               load => saida decod(15),
168
               d => wr data,
169
               q \Rightarrow saida reg 15);
170
           MUX rd: mux16 1 13Bits port map(
171
172
              I15 16 => saida reg 15,
173
              I14 16 => saida reg 14,
              174
175
               I12 16 => saida reg 12,
               I11_16 => saida_reg_11,
176
177
               I10 16 => saida reg 10,
178
               I9 16 => saida reg 09,
179
               I8 16 => saida reg 08,
180
               I7_16 => saida_reg_07,
               I6_16 => saida_reg_06,
181
               I5 16 => saida_reg_05,
182
183
               I4_16 => saida_reg_04,
184
               I3 16 => saida reg 03,
185
              I2 16 \Rightarrow \text{saida reg } 02,
186
              I1 16 => saida reg 01,
187
              I0_16 \Rightarrow saida_reg_00,
               S 16 \Rightarrow cont rd
188
189
               ld mux 16 => ld rd,
190
               d_16 => saida_mux);
191
192
            rd_data <= saida_mux;</pre>
193 end ckt;
```