```
1
     library ieee ;
     use ieee.std logic 1164.all;
 2
 3
     entity projeto01 MV is
 4
 5
        port (clock 27, KEY2, KEY3: in std logic;
 6
              SW: in std logic vector(7 downto 0);
 7
              LEDRO, LEDR1: out std logic;
 8
              LHEX2, LHEX1, LHEX0, LHEX5, LHEX4: out std logic vector(6 downto 0));
 9
     end projeto01 MV;
10
11
     architecture ckt of projeto01_MV is
12
        component maquinaVendas is
13
           port (CLK mv, C, reset: in std logic;
14
                 S, A: in std logic vector(7 downto 0);
15
                 D: out std logic;
16
                  saida mv: out std logic vector(1 downto 0);
17
                 Tot mv: out std logic vector(7 downto 0));
18
        end component;
19
        component romMV IS
20
           PORT (address: IN STD LOGIC VECTOR (5 DOWNTO 0);
21
                clock: IN STD LOGIC := '1';
22
                q: OUT STD_LOGIC_VECTOR (7 DOWNTO 0));
23
        END component;
24
        component divisorClock is
25
           port ( clk_in : in std_logic ;
26
                  clk out : out std logic );
27
        end component;
28
        component contador6Bits is
29
           port ( clk_c6B, ld_c6B, clr_c6B: in std_logic;
30
                  out c6B: out std_logic_vector(5 downto 0));
31
        end component;
32
        component botaoSincrono is
33
           port (clk, b in: in std logic;
34
                 b out: out std logic);
35
        end component;
36
        component bitToBcdToD7Seg is
37
           port (SW in: in std logic vector(7 downto 0);
38
                 HEX0, HEX1, HEX2: out std logic vector(6 downto 0));
39
        end component;
40
41
        signal CLK 1, saida botao, saida MV, ld reverso, clr reverso: std logic;
42
        signal saida SS: std logic vector(1 downto 0);
43
        signal saida contador: std logic vector(5 downto 0);
44
        signal entrada A mv, total sum mv: std logic vector(7 downto 0);
45
        signal saida hex2, saida hex1, saida hex0, saida hex5, saida hex4,lixo:
     std logic vector(6 downto 0);
46
47
        begin
48
49
           ld reverso <= not KEY2;</pre>
50
           clr_reverso <= not KEY3;</pre>
51
52
           DivClock: divisorClock port map(
53
              clk_in => clock_27,
54
              clk out => CLK 1);
55
56
           BS: botaoSincrono port map (
57
              clk => CLK 1,
58
              b_in => ld_reverso,
59
              b out => saida botao);
60
61
           ROM: romMV port map (
62
              clock => CLK 1,
63
              address => saida contador,
64
              q => entrada A mv);
65
```

```
66
            Cont: contador6Bits port map(
 67
              clk c6B \Rightarrow CLK 1,
 68
              ld c6B => saida botao,
 69
              clr_c6B => clr_reverso,
 70
              out c6B => saida contador);
 71
 72
          MV: maquinaVendas port map(
 73
              CLK_mv => CLK_1,
 74
              C => saida botao,
 75
              reset => clr reverso,
 76
              S => SW,
 77
              A => entrada A mv,
 78
              D \Rightarrow saida MV
 79
              saida mv => saida SS,
 80
              Tot mv => total sum mv);
 81
          LedTotalMV: bitToBcdToD7Seg port map(
 82
 83
             SW_in => total_sum_mv,
 84
              HEX0 => saida_hex0,
 85
              HEX1 => saida hex1,
 86
              HEX2 => saida_hex2);
 87
 88
          LedROM: bitToBcdToD7Seg port map(
 89
              SW in => entrada A mv,
 90
              HEX0 => saida hex4,
 91
              HEX1 => saida hex5,
 92
              HEX2 \Rightarrow lixo);
 93
 94
          LEDR0 <= saida MV;
 95
          LEDR1 <= saida botao;
 96
           LHEX2 <= saida hex2;
 97
           LHEX1 <= saida_hex1;
 98
           LHEX0 <= saida hex0;
 99
          LHEX4 <= saida hex4;
100
           LHEX5 <= saida hex5;
101 end ckt;
```

```
library ieee ;
   use ieee.std_logic_1164.all;
    entity divisorClock is
 3
 4
       port ( clk_in : in std_logic ;
 5
              clk out : out std logic );
 6 end divisorClock;
7 architecture ckt of divisorClock is
8
       signal ax : std_logic ;
9
       begin
10
          process ( clk_in )
11
             variable cnt: integer range 0 to 13500000 := 0;
12
             begin
13
                if ( rising edge ( clk in )) then
14
                   if (cnt = 13500000) then
15
                       cnt := 0;
16
                       ax <= not ax;</pre>
17
18
                       cnt := cnt +1;
19
                    end if;
20
                 end if;
21
          end process;
22
          clk_out <= ax;
23 end ckt;
```

```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
     entity botaoSincrono is
        port (clk, b_in: in std_logic;
 4
 5
               b out: out std logic );
 6
     end botaoSincrono;
 7
 8
     architecture ckt of botaoSincrono is
9
        type state_type is (E1, E2, E3);
10
        signal y_present , y_next : state_type ;
11
        begin
12
           process (b in, y present )
13
           begin
14
               case y_present is
15
                  when E1 =>
16
                      if b in = '0' then y next <= E1;</pre>
17
                     else y_next <= E2; end if;</pre>
18
                  when E2 \Rightarrow
19
                     if b_in = '0' then y_next <= E1;</pre>
20
                     else y next <= E3; end if;</pre>
21
                  when E3 =>
22
                      if b_in = '0' then y_next <= E1;</pre>
23
                      else y next <= E3; end if;</pre>
24
               end case ;
25
           end process;
26
           process (clk)
27
           begin
28
               if (clk'event and clk = '1') then
29
                  y_present <= y_next;</pre>
30
               end if;
31
            end process;
32
            b_out <= '1' when y_present = E2 else '0';</pre>
33
     end ckt;
```

```
-- megafunction wizard: %ROM: 1-PORT%
    -- GENERATION: STANDARD
 3
    -- VERSION: WM1.0
 4
    -- MODULE: altsyncram
 5
 6
    7
    -- File Name: romMV.vhd
8
    -- Megafunction Name(s):
9
          altsyncram
10
11
    -- Simulation Library Files(s):
12
        altera mf
    -- ------
13
    __ **********************************
14
15
    -- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
17
    -- 13.0.0 Build 156 04/24/2013 SJ Web Edition
18
19
20
21
    --Copyright (C) 1991-2013 Altera Corporation
22
    --Your use of Altera Corporation's design tools, logic functions
    --and other software and tools, and its AMPP partner logic
23
24
    --functions, and any output files from any of the foregoing
25
    -- (including device programming or simulation files), and any
26
    --associated documentation or information are expressly subject
27
    --to the terms and conditions of the Altera Program License
28
    --Subscription Agreement, Altera MegaCore Function License
29
    --Agreement, or other applicable license agreement, including,
30
    --without limitation, that your use is for the sole purpose of
31
    --programming logic devices manufactured by Altera and sold by
32
    --Altera or its authorized distributors. Please refer to the
33
    --applicable agreement for further details.
34
35
36
    LIBRARY ieee;
37
    USE ieee.std logic 1164.all;
38
39
    LIBRARY altera mf;
40
    USE altera mf.all;
41
42 ENTITY romMV IS
43
     PORT
44
      (
45
          address : IN STD LOGIC VECTOR (5 DOWNTO 0);
         clock : IN STD LOGIC := '1';
46
47
              : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
48
       );
49
    END romMV;
50
51
52
    ARCHITECTURE SYN OF rommv IS
53
54
       SIGNAL sub wire0 : STD LOGIC VECTOR (7 DOWNTO 0);
55
56
57
       COMPONENT altsyncram
58
59
       GENERIC (
        clock_enable_input_a : STRING;
clock_enable_output_a : STRING;
60
61
        init_file
                    : STRING;
62
63
         intended_device_family : STRING;
         lpm_hint : STRING;
lpm_type : STRING;
64
65
66
          numwords_a
                      : NATURAL;
```

Project: projeto01

operation mode : STRING;

67

```
outdata_aclr_a : STRING;
outdata_reg_a : STRING;
widthad_a : NATURAL;
 68
 69
 70
 71
           width a : NATURAL;
 72
           width byteena a : NATURAL
 73
        );
 74
        PORT (
 75
              address a : IN STD LOGIC VECTOR (5 DOWNTO 0);
 76
              clock0 : IN STD LOGIC ;
 77
              q_a : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
 78
 79
        END COMPONENT;
 80
 81
    BEGIN
 82
             <= sub wire0(7 DOWNTO 0);
 83
 84
        altsyncram_component : altsyncram
 85
        GENERIC MAP (
 86
           clock enable input a => "BYPASS",
 87
           clock_enable_output_a => "BYPASS",
 88
           init file => "romMV.mif",
           intended_device family => "Cyclone II",
 89
 90
           lpm hint => "ENABLE RUNTIME MOD=NO",
 91
           lpm type => "altsyncram",
 92
           numwords a => 64,
 93
           operation mode => "ROM",
 94
           outdata aclr a => "NONE",
           outdata_reg_a => "UNREGISTERED",
 95
           widthad a \Rightarrow 6,
 96
 97
           width a \Rightarrow 8,
 98
           width byteena a \Rightarrow 1
 99
       )
100
       PORT MAP (
101
          address a => address,
102
           clock0 => clock,
103
           q a => sub wire0
104
        );
105
106
107
108
     END SYN;
109
110
     111
     -- CNX file retrieval info
112
      -- Retrieval info: PRIVATE: ADDRESSSTALL A NUMERIC "0"
113
114
     -- Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
115
     -- Retrieval info: PRIVATE: AclrByte NUMERIC "0"
     -- Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
117
     -- Retrieval info: PRIVATE: BYTE ENABLE NUMERIC "0"
     -- Retrieval info: PRIVATE: BYTE SIZE NUMERIC "8"
118
     -- Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
119
120
     -- Retrieval info: PRIVATE: CLOCK ENABLE INPUT A NUMERIC "0"
121
     -- Retrieval info: PRIVATE: CLOCK ENABLE OUTPUT A NUMERIC "0"
     -- Retrieval info: PRIVATE: Clken NUMERIC "0"
122
123
     -- Retrieval info: PRIVATE: IMPLEMENT IN LES NUMERIC "0"
     -- Retrieval info: PRIVATE: INIT FILE LAYOUT STRING "PORT A"
124
     -- Retrieval info: PRIVATE: INIT TO SIM X NUMERIC "O"
125
     -- Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone II"
126
127
     -- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
128
     -- Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
129
     -- Retrieval info: PRIVATE: MAXIMUM DEPTH NUMERIC "0"
130 -- Retrieval info: PRIVATE: MIFfilename STRING "romMV.mif"
131
     -- Retrieval info: PRIVATE: NUMWORDS A NUMERIC "64"
     -- Retrieval info: PRIVATE: RAM BLOCK TYPE NUMERIC "0"
132
```

```
133
      -- Retrieval info: PRIVATE: RegAddr NUMERIC "1"
134
     -- Retrieval info: PRIVATE: RegOutput NUMERIC "0"
     -- Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "0"
135
136
     -- Retrieval info: PRIVATE: SingleClock NUMERIC "1"
137
     -- Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
138
     -- Retrieval info: PRIVATE: WidthAddr NUMERIC "6"
139
     -- Retrieval info: PRIVATE: WidthData NUMERIC "8"
     -- Retrieval info: PRIVATE: rden NUMERIC "0"
140
141
     -- Retrieval info: LIBRARY: altera mf altera mf.altera mf components.all
142
     -- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
143
     -- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
144
     -- Retrieval info: CONSTANT: INIT FILE STRING "romMV.mif"
145
     -- Retrieval info: CONSTANT: INTENDED DEVICE FAMILY STRING "Cyclone II"
     -- Retrieval info: CONSTANT: LPM HINT STRING "ENABLE RUNTIME MOD=NO"
146
147
      -- Retrieval info: CONSTANT: LPM TYPE STRING "altsyncram"
      -- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "64"
148
149
      -- Retrieval info: CONSTANT: OPERATION MODE STRING "ROM"
150
     -- Retrieval info: CONSTANT: OUTDATA ACLR A STRING "NONE"
151
     -- Retrieval info: CONSTANT: OUTDATA REG A STRING "UNREGISTERED"
152
     -- Retrieval info: CONSTANT: WIDTHAD A NUMERIC "6"
153
     -- Retrieval info: CONSTANT: WIDTH A NUMERIC "8"
154
     -- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
     -- Retrieval info: USED PORT: address 0 0 6 0 INPUT NODEFVAL "address[5..0]"
155
      -- Retrieval info: USED PORT: clock 0 0 0 0 INPUT VCC "clock"
156
157
     -- Retrieval info: USED PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
158
     -- Retrieval info: CONNECT: @address a 0 0 6 0 address 0 0 6 0
159
     -- Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
160
     -- Retrieval info: CONNECT: q 0 0 8 0 @q a 0 0 8 0
161
     -- Retrieval info: GEN FILE: TYPE NORMAL romMV.vhd TRUE
162
      -- Retrieval info: GEN FILE: TYPE NORMAL romMV.inc FALSE
      -- Retrieval info: GEN FILE: TYPE NORMAL romMV.cmp FALSE
163
164
      -- Retrieval info: GEN_FILE: TYPE_NORMAL romMV.bsf FALSE
165
     -- Retrieval info: GEN FILE: TYPE NORMAL romMV inst.vhd FALSE
166
      -- Retrieval info: LIB FILE: altera mf
```

```
library ieee ;
     use ieee.std logic 1164.all;
 4
     entity maquinaVendas is
 5
        port (CLK mv, C, reset: in std logic;
 6
              S, A: in std logic vector(7 downto 0);
 7
              D: out std logic;
8
              saida mv: out std logic vector(1 downto 0);
9
              Tot_mv: out std_logic_vector(7 downto 0));
10
    end maquinaVendas;
11
12
    architecture ckt of maquinaVendas is
13
        component blocoDeControleMV is
14
           port (clk mv , rst mv , c mv, tot ld: in std logic;
15
                 d mv, load tot, clr tot: out std logic;
16
                 saida: out std logic vector(1 downto 0));
17
        end component;
18
        component datapathMV is
19
           port (clk_dmv , clr_total , ld_total: in std_logic;
20
                 S mv, A mv: in std logic vector(7 downto 0);
21
                 total ld: out std logic;
22
                 total_mv: out std_logic_vector(7 downto 0));
23
        end component;
24
25
        signal result total: std logic vector(7 downto 0);
26
        signal result comp lt, result despacho, sinal somar tot, clear tot: std logic;
27
        signal saida mc: std logic vector(1 downto 0);
28
29
           BlocodeControle: blocoDeControleMV port map(
30
              clk mv => CLK mv,
31
              rst mv => reset,
32
              c mv => C,
33
              tot ld => result comp lt,
34
              d mv => result despacho,
35
              load tot => sinal somar tot,
36
              clr tot => clear tot,
              saida => saida_mc);
37
38
39
           Datapath: datapathMV port map(
40
              clk_dmv => CLK_mv,
41
              clr total => clear tot,
42
              ld total => sinal somar tot,
43
              S mv => S,
              A_mv => A
44
              total ld => result_comp_lt,
45
46
              total mv => result total);
47
48
           D <= result despacho;
49
           Tot mv <= result total;
50
           saida mv <= saida mc;
51
     end ckt ;
```

```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
     entity datapathMV is
 4
 5
        port (clk dmv , clr total , ld total: in std logic;
 6
              S mv, A mv: in std logic vector(7 downto 0);
 7
               total ld: out std logic;
 8
              total mv: out std logic vector(7 downto 0));
 9
     end datapathMV;
10
11
    architecture ckt of datapathMV is
12
        component Comparador 8Bits is
13
          port (eA8, eB8: in std logic vector(7 downto 0);
                AeqB8, AltB8, AgtB8: out std logic);
14
15
        end component;
16
        component reg8Bits is
17
           port (clk, preSet, clr, load: in std logic;
18
                 d: in std_logic_vector(7 downto 0);
19
                 q : out std_logic_vector(7 downto 0));
20
        end component;
21
        component SUM 8Bits is
22
             port (A8_in, B8_in: in std_logic_vector(7 downto 0);
23
                   C8 in: in std logic;
24
                    S8_out: out std_logic_vector(7 downto 0);
25
                   C8 out: out std logic);
26
        end component;
27
28
        signal result somador, result tot: std logic vector(7 downto 0);
29
        signal lixo_sum, result_comp_lt: std_logic;
30
        signal lixo_comp: std_logic_vector(1 downto 0);
31
        begin
32
           Reg: reg8Bits port map(
33
              clk => clk dmv,
34
              preSet => '1',
35
              clr => not clr total,
36
              load => ld total,
37
              d => result somador,
38
              q => result tot);
39
40
           SUM: SUM_8Bits port map(
41
              A8 in => result tot,
42
              B8 in \Rightarrow A mv,
43
              C8 in => '0',
              S8 out => result_somador,
44
45
              C8 out => lixo sum);
46
47
           Comp: Comparador_8Bits port map(
48
              eA8 => result_tot,
49
              eB8 => S mv,
50
              AeqB8 => lixo_comp(1),
51
              AltB8 => result_comp_lt,
52
              AgtB8 =>lixo_comp(0);
53
54
           total mv <= result tot;</pre>
55
           total ld <= result comp lt;
56
     end ckt;
```

```
1
     library ieee;
     use ieee.std logic 1164 .all;
 3
 4
     entity blocoDeControleMV is
 5
       port (clk_mv , rst_mv , c_mv, tot ld: in std logic ;
 6
               d mv, load tot, clr tot: out std logic;
 7
               saida: out std_logic_vector(1 downto 0));
 8
     end blocoDeControleMV;
 9
10
    architecture ckt of blocoDeControleMV is
11
       type st is (E1, E2, E3, E4);
12
        signal estado : st;
13
        begin
14
           process (clk mv , rst mv)
15
           begin
               if rst mv = '1' then
16
                  estado <= E1 ;
17
18
               elsif (clk_mv'event and clk_mv ='1') then
19
                  case estado is
20
                     when E1 =>
21
                        estado <= E2;
22
                     when E2 \Rightarrow
23
                         if c mv='1' then estado <= E3;</pre>
24
                         elsif tot ld='0' then estado <= E4;</pre>
                         else estado <= E2;</pre>
25
26
                         end if;
27
                     when E3 =>
28
                        estado <= E2;
29
                     when E4 =>
30
                        estado <= E1;
31
                  end case ;
32
               end if;
33
           end process;
34
           d mv <= '1' when estado = E4 else '0';</pre>
35
           load tot <= '1' when estado = E3 else '0';</pre>
36
           clr tot <= '1' when estado = E1 else '0';</pre>
37
           with estado select
38
               saida \leftarrow "00" when E1 ,
39
               "01" when E2 ,
               "11" when E4 ,
40
41
               "10" when E3;
42
     end ckt ;
```

```
library ieee ;
   use ieee.std logic 1164.all;
 4
   entity Comparador is
 5 port (in_gt, in_eq, in_lt,a,b: in std_logic;
 6
            out_eq,out_lt,out_gt: out std_logic);
 7 end Comparador;
8
9
   architecture ckt of Comparador is
    begin
10
11
     out_gt <= in_gt OR (in_eq AND a AND (NOT b));</pre>
12
       out lt <= in lt OR (in eq AND (NOT a) AND b);
     out_eq <= in_eq AND (a XNOR b);</pre>
13
14 end ckt;
```

```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
 4
     entity Comparador 4Bits is
 5
      port (eA, eB: in std logic vector(3 downto 0);
 6
              gt, lt, eq: in std logic;
 7
              AeqB, AltB, AgtB: out std logic);
     end Comparador_4Bits;
 8
 9
10
     architecture ckt of Comparador 4Bits is
11
12
      component Comparador is
13
        port (in gt, in eq, in lt,a,b: in std logic;
14
                out eq, out lt, out gt: out std logic);
15
        end component;
16
17
       signal saida gt,saida lt,saida eq:std logic vector(3 downto 0);
18
       begin
19
       Comp1:Comparador port map(
20
             in gt => gt,
21
             in lt \Rightarrow lt,
22
             in_eq => eq
23
             a => eA(3),
24
             b => eB(3),
25
             out_eq => saida_eq(3),
26
             out gt => saida gt(3),
27
              out lt => saida lt(3));
28
       Comp2:Comparador port map(
29
30
              in_gt => saida_gt(3),
31
              in_lt => saida_lt(3),
32
             in_eq => saida_eq(3),
33
             a => eA(2),
34
             b => eB(2),
35
              out eq => saida eq(2),
36
              out gt => saida gt(2),
37
              out_lt => saida_lt(2));
38
39
       Comp3:Comparador port map(
40
             in_gt => saida_gt(2),
41
              in lt => saida_lt(2),
42
             in eq => saida eq(2),
43
             a => eA(1),
44
             b \Rightarrow eB(1),
45
              out eq => saida eq(1),
46
              out_gt => saida_gt(1),
47
              out_lt => saida_lt(1));
48
49
       Comp4:Comparador port map(
50
             in gt => saida_gt(1),
51
              in_lt => saida_lt(1),
52
              in_eq => saida_eq(1),
53
             a => eA(0),
54
             b => eB(0),
55
             out eq => saida eq(0),
56
              out gt => saida gt(0),
57
              out lt \Rightarrow saida lt(0));
58
59
       AeqB \le saida_eq(0);
60
       AltB \leq saida lt(0);
61
       AgtB <= saida_gt(0);</pre>
62
     end ckt;
63
64
65
```

end ckt;

```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
 4
     entity Comparador 8Bits is
 5
      port (eA8,eB8: in std_logic_vector(7 downto 0);
 6
              AeqB8, AltB8, AgtB8: out std logic);
 7
     end Comparador 8Bits;
 8
 9
     architecture ckt of Comparador 8Bits is
10
11
       component Comparador_4Bits is
12
         port (eA,eB: in std logic vector(3 downto 0);
13
                 gt, lt, eq: in std logic;
14
                 AeqB, AltB, AgtB: out std logic);
15
         end component;
16
17
        signal saida gt,saida lt,saida eq: std logic vector(1 downto 0);
18
        begin
19
            Comp1:Comparador 4Bits port map(
20
                 gt => '0',
21
                 lt => '0',
                  eq => '1',
22
23
                  eA(3 \text{ downto } 0) => eA8(7 \text{ downto } 4),
24
                  eB(3 \text{ downto } 0) => eB8(7 \text{ downto } 4),
25
                  AeqB => saida_eq(1),
26
                 AgtB => saida_gt(1),
27
                  AltB => saida lt(1);
28
29
            Comp2: Comparador_4Bits port map(
30
                 gt => saida_gt(1),
31
                  lt => saida lt(1),
32
                  eq => saida_eq(1),
33
                  eA(3 \text{ downto } 0) => eA8(3 \text{ downto } 0),
34
                  eB(3 \text{ downto } 0) => eB8(3 \text{ downto } 0),
35
                 AeqB \Rightarrow saida_eq(0),
36
                  AgtB \Rightarrow saida_gt(0),
37
                  AltB => saida lt(0);
38
            AeqB8 <= saida_eq(0);</pre>
39
40
            AltB8 <= saida_lt(0);</pre>
41
            AgtB8 <= saida_gt(0);
42
```

```
library ieee ;
    use ieee.std logic 1164.all;
 3
 4
   entity reg8Bits is
 5
     port (clk,preSet,clr,load: in std logic;
 6
       d: in std logic vector(7 downto 0);
 7
       q : out std_logic_vector(7 downto 0));
 8
    end reg8Bits;
 9
    architecture ckt of reg8Bits is
10
11
        signal qs: std_logic_vector(7 downto 0);
12
13
       begin
14
          process (clk ,preSet,clr)
15
          begin
16
             if preSet = '0' then qs <= "111111111";</pre>
             elsif clr = '0' then qs <= "000000000";
17
18
             elsif clk ='1' and clk ' event then
19
                 if load = '1' then
20
                   qs <= d;
21
                 end if;
22
             end if;
23
          end process;
24
          q <= qs;
25 end ckt;
```

```
library ieee;
    use ieee.std logic 1164.all;
 4
    entity SUM 1Bit is
 5
     port (A_in,B_in,C_in: in std_logic;
 6
             S out, C out: out std logic);
 7
     end SUM_1Bit;
8
9
    Architecture ckt of SUM_1Bit is
10
11
    Begin
12
     S out <= ((B in and ((C in nor A in) or (C in and A in))) or ((not B in) and (((not C in
     ) and A_in) or (C_in and (not A_in))));
13
     C_out <= ((C_in and (A_in or B_in)) or (A_in and B_in));</pre>
14
     end ckt;
```

```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
     entity SUM 2Bits is
 5
      port (A2 in, B2 in: in std logic vector(1 downto 0);
 6
               C2 in: in std logic;
 7
               S2_out: out std_logic_vector(1 downto 0);
 8
               C2_out: out std_logic);
 9
     end SUM_2Bits;
10
11
     architecture ckt of SUM_2Bits is
12
      component SUM 1Bit is
13
         port (A in, B in, C in: in std logic;
14
                 S out, C out: out std logic);
15
        end component;
16
17
        signal Sum 01 out : std logic;
18
19
       begin
20
          SUM01: SUM 1Bit port map(
21
                 A_{in} \Rightarrow A2_{in}(0),
22
                 B_{in} \Rightarrow B2_{in}(0),
23
                 C in => C2 in,
24
                 S \text{ out} \Rightarrow S2 \text{ out}(0),
25
                 C_out => Sum_01_out);
26
27
          SUM02: SUM 1Bit port map(
28
                A in \Rightarrow A2 in(1),
29
                 B_{in} \Rightarrow B2_{in}(1),
30
                 C_in => Sum_01_out,
31
                 S_{out} \Rightarrow S2_{out}(1),
32
                 C_out => C2_out);
33
34
     end ckt;
```

```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
     entity SUM 4Bits is
 5
      port (A4 in, B4 in: in std logic vector(3 downto 0);
 6
              C4 in: in std logic;
 7
               S4_out: out std_logic_vector(3 downto 0);
              C4_out: out std_logic);
8
9
     end SUM_4Bits;
10
11
     architecture ckt of SUM_4Bits is
12
      component SUM 2Bits is
13
         port (A2 in, B2 in: in std logic vector(1 downto 0);
14
                 C2 in: in std logic;
15
                 S2_out: out std_logic_vector(1 downto 0);
16
                 C2 out: out std logic);
17
        end component;
18
19
        signal Sum_01_out : std_logic;
20
21
       begin
22
          SUM01: SUM_2Bits port map(
23
                A2 in \Rightarrow A4 in(1 downto 0),
24
                 B2_{in} \Rightarrow B4_{in}(1 \text{ downto } 0),
                C2_in => C4_in,
25
26
                 S2 out \Rightarrow S4 out(1 downto 0),
27
                 C2 out => Sum 01 out);
28
29
          SUM02: SUM_2Bits port map(
30
                A2_{in} \Rightarrow A4_{in}(3 \text{ downto } 2),
                 B2 in \Rightarrow B4_in(3 downto 2),
31
32
                C2_in => Sum_01_out,
33
                 S2_out => S4_out(3 downto 2),
34
                 C2 \text{ out} => C4 \text{ out});
35
36
     end ckt;
```

```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
     entity SUM 8Bits is
 5
      port (A8_in, B8_in: in std_logic_vector(7 downto 0);
 6
              C8 in: in std logic;
 7
               S8_out: out std_logic_vector(7 downto 0);
              C8_out: out std_logic);
 8
9
     end SUM_8Bits;
10
11
     architecture ckt of SUM_8Bits is
12
       component SUM 4Bits is
13
         port (A4 in, B4 in: in std logic vector(3 downto 0);
14
                 C4 in: in std logic;
15
                 S4_out: out std_logic_vector(3 downto 0);
16
                 C4 out: out std logic);
17
        end component;
18
19
        signal Sum_01_out : std_logic;
20
21
       begin
22
          SUM01: SUM_4Bits port map(
23
                A4 in \Rightarrow A8 in(3 downto 0),
24
                 B4_in \Rightarrow B8_in(3 \text{ downto } 0),
                C4_in => C8_in,
25
26
                 S4 out \Rightarrow S8 out(3 downto 0),
27
                 C4 out \Rightarrow Sum 01 out);
28
29
          SUM02: SUM_4Bits port map(
30
                A4_{in} => A8_{in}(7 \text{ downto } 4),
                 B4 in \Rightarrow B8_in(7 downto 4),
31
32
                C4_in => Sum_01_out,
33
                 S4_out => S8_out(7 downto 4),
34
                 C4 \text{ out} => C8 \text{ out});
35
36
     end ckt;
```

```
1
                    library ieee;
                    use ieee.std logic 1164.all;
                   entity ciBitToBcd is
    4
    5
                    port (BtB in: in bit vector(3 downto 0);
    6
                                                     BtB out: out bit vector(3 downto 0));
    7
                    end ciBitToBcd;
  8
  9
                     architecture ckt of ciBitToBcd is
10
                   begin
11
                       BtB_out(3) \le (BtB_in(3) \text{ or } (BtB_in(2) \text{ and } (BtB_in(1) \text{ or } BtB_in(0))));
12
                         BtB out(2) <= ((BtB in(2) and (not BtB in(1)) and (not BtB in(0))) or (BtB in(3) and
13
                       BtB_out(1) \le ((BtB_in(3) and (not BtB_in(0))) or (BtB_in(1) and ((not BtB_in(2)) or (BtB_in(1))) or (BtB_in(1)) and ((not BtB_in(2))) or (BtB_in(1)) and ((not BtB_in(2))) or (BtB_in(1)) and ((not BtB_in(2))) or ((not 
                     BtB in(0)));
                       BtB out(0) <= (((not BtB in(3)) and (not BtB in(2)) and BtB in(0)) or ((not BtB in(0))
14
                     and (BtB_in(3) or (BtB_in(2) and BtB_in(1))));
15
                     end ckt;
16
```

```
library ieee;
     use ieee.std logic 1164.all;
     entity bitToBcd is
 4
 5
     port (bit in: in std logic vector(7 downto 0);
 6
              bcd out: out std logic vector(11 downto 0));
 7
     end bitToBcd ;
 8
9
     architecture ckt of bitToBcd is
10
      component ciBitToBcd is
11
        port (BtB_in: in std_logic_vector(3 downto 0);
12
                BtB out: out std logic vector(3 downto 0));
13
       end component;
14
15
       signal ciBtB 01 out, ciBtB 02 out, ciBtB 03 out, ciBtB 04 out, ciBtB 05 out,
     ciBtB 06 out, ciBtB 07 out: std logic vector(3 downto 0);
16
17
       begin
18
            ciBtB01: ciBitToBcd port map(
19
                 BtB in(3) => '0',
20
                 BtB in(\frac{2}{3} downto \frac{1}{3}) => bit in(\frac{7}{3} downto \frac{5}{3}),
21
                 BtB_out => ciBtB_01_out);
22
23
           ciBtB02: ciBitToBcd port map(
24
                 BtB in(3 downto 1) => ciBtB 01 out(2 downto 0),
25
                 BtB in(0) => bit in(4),
26
                 BtB out => ciBtB 02 out);
27
28
            ciBtB03: ciBitToBcd port map(
29
                 BtB in(3 downto 1) => ciBtB 02 out(2 downto 0),
30
                 BtB_{in}(0) => bit_{in}(3),
31
                 BtB_out => ciBtB_03_out);
32
33
            ciBtB04: ciBitToBcd port map(
34
                 BtB in(3) \Rightarrow '0',
35
                 BtB in(2) \Rightarrow ciBtB 01 out(3),
36
                 BtB in(\frac{1}{2}) => ciBtB 02 out(\frac{3}{2}),
37
                 BtB_in(0) => ciBtB_03_out(3),
38
                 BtB_out => ciBtB_04_out);
39
40
            ciBtB05: ciBitToBcd port map(
41
                 BtB in(3 downto 1) => ciBtB 03 out(2 downto 0),
42
                 BtB in(0) \Rightarrow bit in(2),
43
                 BtB out => ciBtB 05 out);
44
45
            ciBtB06: ciBitToBcd port map(
46
                 BtB_in(3 downto 1) => ciBtB_04_out(2 downto 0),
47
                 BtB in(^{\circ}) => ciBtB 05 out(^{\circ}),
48
                 BtB_out => ciBtB_06_out);
49
50
            ciBtB07: ciBitToBcd port map(
51
                 BtB_in(3 downto 1) => ciBtB_05_out(2 downto 0),
52
                 BtB_{in}(0) => bit_{in}(1),
53
                 BtB out => ciBtB 07 out);
54
55
            bcd out(11) <= '0';
56
            bcd out(10) <= '0';
57
            bcd out(9) \leq ciBtB 04 out(3);
58
            bcd_out(8 downto 5) <= ciBtB_06_out;</pre>
59
            bcd out(4 downto 1) <= ciBtB 07 out;</pre>
60
            bcd_out(0) \le bit_in(0);
61
62
     end ckt;
```

```
1
                       library ieee;
                       use ieee.std logic 1164.all;
     2
    4
                      entity d7Seg is
    5
                           port(S in: in std logic vector(3 downto 0);
    6
                                                        D out: out std logic vector(6 downto 0));
    7
                       end d7Seg;
  8
  9
                      architecture display of d7Seg is
10
                             begin
11
                                        D_{out}(0) \le not ((S_{in}(3) \text{ or } S_{in}(1) \text{ or } (S_{in}(2) \text{ and } S_{in}(0)) \text{ or } (S_{in}(2) \text{ nor } S_{in}(0))
                       ))));
12
13
                                         D \text{ out}(1) \le \text{not } ((\text{not } S \text{ in}(2)) \text{ or } (S \text{ in}(1) \text{ nor } S \text{ in}(0)) \text{ or } (S \text{ in}(1) \text{ and } S \text{ in}(0))));
14
15
                                         D \cdot out(2) \le not (((not(S in(3)) and ((S in(1) and S in(0)) or S in(2)))) or (not(S in(2)))
                       ) or S_in(1))));
16
17
                                          D_{out}(3) \le not((S_{in}(3) \text{ or } (S_{in}(1) \text{ and } (S_{in}(2) \text{ nand } S_{in}(0)))) \text{ or } (S_{in}(2) \text{ nor } S_{in}(0))
                       0)) or (S_in(2) and (not S_in(1)) and S_in(0))));
18
19
                                         D_{out}(4) \le not (((S_{in}(1) and (not S_{in}(0))) or (S_{in}(2) nor S_{in}(0))));
20
                                         D out(5) \leq not ((S in(3) or (S in(1) nor S in(0)) or (S in(2) and (S in(1) nand S in(
21
                       0))));
22
23
                                          D \circ ut(6) \le not((S \circ u(3)) \circ u(S \circ u(1)) \circ u(S \circ u(2))) \circ u(S \circ u(2)) \circ u(S \circ u(1)) \circ u(S \circ u(2)) 
                           S in(0))));
24
```

end display;

```
1
     library ieee;
     use ieee.std logic 1164.all;
 2
 3
     entity bitToBcdToD7Seg is
 4
 5
     port (SW in: in std logic vector(7 downto 0);
 6
             HEX0, HEX1, HEX2: out std logic vector(6 downto 0));
 7
     end bitToBcdToD7Seg ;
 8
 9
    architecture ckt of bitToBcdToD7Seg is
10
     component bitToBcd is
11
        port (bit_in: in std_logic_vector(7 downto 0);
12
               bcd out: out std logic vector(11 downto 0));
13
       end component;
14
       component d7Seg is
15
          port(S in: in std logic vector(3 downto 0);
16
                D out: out std logic vector(6 downto 0));
17
       end component;
18
19
       signal bcd ax out: std logic vector(11 downto 0);
20
       signal hex0 ax out, hex1_ax_out, hex2_ax_out : std_logic_vector(6 downto 0);
21
22
       begin
23
           BtB: BitToBcd port map(
24
                bit in => SW in,
25
                bcd out => bcd ax out);
26
27
           D7S2: d7Seg port map(
28
                 S in \Rightarrow bcd ax out(11 downto 8),
29
                 D_out => hex2_ax_out);
30
31
           D7S1: d7Seg port map(
32
                  S_in => bcd_ax_out(7 downto 4),
33
                 D out => hex1 ax out);
34
35
           D7S0: d7Seg port map(
36
                  S in \Rightarrow bcd ax out(3 downto 0),
37
                 D out => hex0 ax out);
38
           HEX0 <= hex0 ax out;</pre>
           HEX1 <= hex1_ax_out;</pre>
39
40
           HEX2 <= hex2_ax_out;</pre>
41
     end ckt;
```

```
library ieee;
    use ieee.std logic 1164.all;
 3
 4
    ENTITY ffjk IS
 5
   port ( clk ,J ,K ,P ,C : in std logic;
 6
              q : out std_logic );
 7
    END ffjk ;
8
    ARCHITECTURE ckt OF ffjk IS
9
    SIGNAL qS : std_logic;
10
   BEGIN
11
     PROCESS ( clk ,P ,C )
12
     BEGIN
13
        IF P = '0' THEN qS <= '1';
        ELSIF C = '0' THEN qS <= '0';
14
15
        ELSIF clk = '1' AND clk ' EVENT THEN
          IF J = '1' AND K = '1' THEN qS <= NOT qS;
16
          ELSIF J = '1' AND K = '0' THEN qS <= '1';
17
18
         ELSIF J = '0' AND K = '1' THEN qS \leftarrow '0';
19
         END IF;
20
       END IF;
21
     END PROCESS ;
22
   q \ll qS;
23
   END ckt ;
```

```
library ieee;
 1
     use ieee.std logic 1164.all;
     entity contador6Bits is
 4
 5
      port ( clk c6B,ld c6B,clr c6B: in std logic;
 6
               out c6B: out std logic vector(5 downto 0));
 7
     end contador6Bits;
 8
     architecture ckt of contador6Bits is
 9
        component ffjk is
10
            port (clk ,J ,K ,P ,C: in std_logic;
11
                  q: out std_logic);
12
         end component;
13
14
         signal q0_out,q1_out,q2_out,q3_out,q4_out,q5_out, clr_reverso: std logic;
15
         signal resp and: std logic vector(4 downto 0);
16
17
         begin
18
19
            clr reverso <= not clr c6B;</pre>
20
            Q0: ffjk port map(
                  clk => clk_c6B,
21
22
                  J \Rightarrow ld_c6B
                  K \Rightarrow 1d c6B
23
                  P => '1',
24
25
                  C => clr reverso,
26
                  q \Rightarrow q0 \text{ out};
27
28
            resp and (0) <= q0 out and ld c6B;
29
30
            Q1: ffjk port map(
31
                  clk => clk c6B,
32
                  J =  resp_and(0),
33
                  K =  resp and(0),
                  P => '1',
34
35
                  C => clr reverso,
36
                  q \Rightarrow q1 \text{ out};
37
38
            resp and(1) \leq q1 out and resp and(0);
39
40
            Q2: ffjk port map(
41
                 clk => clk c6B,
42
                  J => resp and(1),
43
                  K =  resp and(1),
44
                  P => '1',
45
                  C => clr reverso,
46
                  q \Rightarrow q2 \text{ out};
47
48
            resp_and(2) <= q2_out and resp_and(1);</pre>
49
50
            Q3: ffjk port map(
51
                  clk => clk_c6B
52
                  J \Rightarrow resp_and(2),
53
                  K =  resp and(2),
                  P => '1',
54
55
                  C => clr reverso,
56
                  q \Rightarrow q3 \text{ out};
57
58
            resp_and(3) <= q3_out and resp_and(2);</pre>
59
60
            Q4: ffjk port map(
61
                  clk => clk_c6B
62
                  J =  resp_and(3),
63
                  K =  resp_and(3),
64
                  P => '1',
65
                  C => clr reverso,
66
                  q => q4_out);
```

```
67
68
          resp and(4) \leq q4 out and resp and(3);
69
70
         Q5: ffjk port map(
71
              clk => clk c6B,
72
              J => resp_and(4),
73
              K =  resp_and(4),
74
               P => '1',
75
               C => clr reverso,
76
               q => q5_out);
77
78
         out c6B(0) \le q0 out;
79
         out c6B(1) \le q1 out;
80
         out_c6B(2) \le q2_out;
81
         out_c6B(3) <= q3_out;
         out_c6B(4) <= q4_out;
82
83
         out_c6B(5) \le q5_out;
84
85
86
   end ckt ;
```