

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity d7Seg is
5      port(S_in: in std_logic_vector(3 downto 0);
6            D_out: out std_logic_vector(6 downto 0));
7  end d7Seg;
8
9  architecture display of d7Seg is
10     begin
11         D_out(0) <= not ((S_in(3) or S_in(1) or (S_in(2) and S_in(0)) or (S_in(2) nor S_in(0)
12         ))));
13
14         D_out(1) <= not (((not S_in(2)) or (S_in(1) nor S_in(0)) or (S_in(1) and S_in(0))));
15
16         D_out(2) <= not (((not(S_in(3)) and ((S_in(1) and S_in(0)) or S_in(2))) or (not(S_in(2)
17         ) or S_in(1))));
18
19         D_out(3) <= not((S_in(3) or (S_in(1) and (S_in(2) nand S_in(0))) or (S_in(2) nor S_in(
20         0)) or (S_in(2) and (not S_in(1)) and S_in(0))));
21
22         D_out(4) <= not (((S_in(1) and (not S_in(0))) or (S_in(2) nor S_in(0))));
23
24         D_out(5) <= not ((S_in(3) or (S_in(1) nor S_in(0)) or (S_in(2) and (S_in(1) nand S_in(
25         0))));
26
27         D_out(6) <= not ((S_in(3) or (S_in(1) and (not S_in(2))) or (S_in(2) and (S_in(1) nand
28         S_in(0))));
29     end display;
```