```
1
     library ieee;
     use ieee.std logic 1164.all;
 2
 4
     entity bitToBcd13bitsToD7Seg is
 5
     port (SW in: in std_logic_vector(12 downto 0);
 6
             HEX0, HEX1, HEX2, HEX3: out std logic vector(6 downto 0));
 7
     end bitToBcd13bitsToD7Seg;
 8
 9
     architecture ckt of bitToBcd13bitsToD7Seg is
10
     component bitToBcd13bits is
11
        port (bit_in: in std_logic_vector(12 downto 0);
12
               bcd out: out std logic vector(15 downto 0));
13
       end component;
14
       component d7Seg is
15
          port(S in: in std logic vector(3 downto 0);
16
                D out: out std logic vector(6 downto 0));
17
       end component;
18
19
       signal bcd ax out: std logic vector(15 downto 0);
20
       signal hex0 ax out, hex1 ax out, hex2 ax out, hex3 ax out : std logic vector(6 downto 0);
21
22
       begin
23
           BtB: BitToBcd13bits port map(
24
                bit in => SW in,
25
                bcd out => bcd ax out);
26
27
           D7S3: d7Seg port map(
28
                  S in \Rightarrow bcd ax out(15 downto 12),
29
                  D_out => hex3_ax_out);
30
31
           D7S2: d7Seg port map(
32
                  S_in => bcd_ax_out(11 downto 8),
33
                  D out => hex2 ax out);
34
35
           D7S1: d7Seg port map(
36
                  S in \Rightarrow bcd ax out(7 downto 4),
37
                  D out => hex1 ax out);
38
39
           D7S0: d7Seg port map(
40
                  S_in => bcd_ax_out(3 downto 0),
41
                  D out => hex0_ax_out);
42
           HEX0 <= hex0 ax out;</pre>
43
           HEX1 <= hex1 ax out;</pre>
44
           HEX2 <= hex2 ax out;</pre>
45
           HEX3 <= hex3 ax out;
46
     end ckt;
```

```
1
                      library ieee;
                      use ieee.std logic 1164.all;
     2
    4
                      entity d7Seg is
    5
                           port(S in: in std logic vector(3 downto 0);
    6
                                                       D out: out std logic vector(6 downto 0));
   7
                      end d7Seg;
  8
  9
                      architecture display of d7Seg is
10
                            begin
11
                                       D_{out}(0) \le not ((S_{in}(3) \text{ or } S_{in}(1) \text{ or } (S_{in}(2) \text{ and } S_{in}(0)) \text{ or } (S_{in}(2) \text{ nor } S_{in}(0))
                      ))));
12
13
                                        D out(1) \leq not (((not S in(2)) or (S in(1) nor S in(0))) or (S in(1) and S in(0))));
14
15
                                        D \cdot out(2) \le not (((not(S in(3)) and ((S in(1) and S in(0)) or S in(2)))) or (not(S in(2)))
                       ) or S_in(1))));
16
17
                                         D_{out}(3) \le not((S_{in}(3) \text{ or } (S_{in}(1) \text{ and } (S_{in}(2) \text{ nand } S_{in}(0)))) \text{ or } (S_{in}(2) \text{ nor } S_{in}(0))
                      0)) or (S_in(2) and (not S_in(1)) and S_in(0))));
18
19
                                        D_{out}(4) \le not (((S_{in}(1) and (not S_{in}(0))) or (S_{in}(2) nor S_{in}(0))));
20
                                        D out(5) \leq not ((S in(3) or (S in(1) nor S in(0)) or (S in(2) and (S in(1) nand S in(
21
                      0))));
22
23
                                         D \circ ut(6) \le not((S \circ u(3)) \circ u(S \circ u(1)) \circ u(S \circ u(2))) \circ u(S \circ u(2)) \circ u(S \circ u(1)) \circ u(S \circ u(2)) 
                           S in(0))));
24
```

25

end display;

1

library ieee;

```
use ieee.std logic 1164.all;
 2
     entity bitToBcd13bits is
 4
 5
      port (bit in: in std logic vector(12 downto 0);
 6
             bcd out: out std logic vector(15 downto 0));
 7
     end bitToBcd13bits;
8
9
     architecture ckt of bitToBcd13bits is
10
       component ciBitToBcd is
11
        port (BtB_in: in std_logic_vector(3 downto 0);
12
               BtB out: out std logic vector(3 downto 0));
13
       end component;
14
15
       signal ciBtB 01 out, ciBtB 02 out, ciBtB 03 out, ciBtB 04 out, ciBtB 05 out,
     ciBtB 06 out, ciBtB 07 out, ciBtB 08 out, ciBtB 09 out: std logic vector(3 downto 0);
16
       signal ciBtB_10_out, ciBtB_11_out, ciBtB_12_out, ciBtB_13_out, ciBtB_14_out,
     ciBtB_15_out, ciBtB_16_out, ciBtB_17_out, ciBtB_18_out: std_logic_vector(3 downto 0);
17
       signal ciBtB_19_out, ciBtB_20_out, ciBtB_21_out: std_logic_vector(3 downto 0);
18
19
20
          ciBtB01: ciBitToBcd port map(
21
                    BtB in(3) \Rightarrow '0',
22
                    BtB in(2 downto 0) => bit in(12 downto 10),
23
                    BtB out => ciBtB 01 out);
24
25
          ciBtB02: ciBitToBcd port map(
26
                    BtB in(3 downto 1) => ciBtB 01 out(2 downto 0),
27
                    BtB_{in}(0) => bit_{in}(9),
28
                    BtB_out => ciBtB_02 out);
29
30
          ciBtB03: ciBitToBcd port map(
31
                    BtB in(3 downto 1) => ciBtB 02 out(2 downto 0),
32
                    BtB in(0) \Rightarrow bit in(8),
33
                    BtB out => ciBtB 03 out);
34
35
          ciBtB04: ciBitToBcd port map(
36
                    BtB in(3) \Rightarrow '0',
                    BtB_in(2) => ciBtB 01 out(3),
37
38
                    BtB_in(1) => ciBtB_02_out(3),
39
                    BtB in(0) \Rightarrow ciBtB 03 out(3),
40
                    BtB out => ciBtB 04 out);
41
42
          ciBtB05: ciBitToBcd port map(
43
                    BtB in(3 downto 1) => ciBtB 03_out(2 downto 0),
                    BtB in(0) \Rightarrow bit_in(7),
44
45
                    BtB_out => ciBtB_05_out);
46
47
          ciBtB06: ciBitToBcd port map(
                    BtB in(3 downto 1) => ciBtB 04_out(2 downto 0),
48
49
                    BtB_in(0) => ciBtB_05_out(3),
50
                    BtB_out => ciBtB_06_out);
51
52
          ciBtB07: ciBitToBcd port map(
53
                    BtB in(3 downto 1) => ciBtB 05 out(2 downto 0),
54
                    BtB in(0) => bit in(6),
55
                    BtB out => ciBtB 07 out);
56
57
          ciBtB08: ciBitToBcd port map(
58
                    BtB in(3 downto 1) => ciBtB 06 out(2 downto 0),
59
                    BtB_in(0) => ciBtB_07_out(3),
60
                    BtB_out => ciBtB_08_out);
61
62
          ciBtB09: ciBitToBcd port map(
63
                    BtB in(3 downto 1) => ciBtB 07 out(2 downto 0),
64
                    BtB in(0) \Rightarrow bit in(5),
```

```
6.5
                     BtB out => ciBtB 09 out);
 66
 67
            ciBtB10: ciBitToBcd port map(
 68
                     BtB in(3) \Rightarrow '0',
 69
                     BtB in(2) \Rightarrow ciBtB 04 out(3),
 70
                     BtB in(1) => ciBtB 06 out(3),
 71
                     BtB in(0) =  ciBtB 08 out(3),
 72
                     BtB_out => ciBtB_10_out);
 73
 74
           ciBtB11: ciBitToBcd port map(
 75
                     BtB_in(3 downto 1) => ciBtB_08_out(2 downto 0),
 76
                     BtB in(0) \Rightarrow ciBtB 09 out(3),
 77
                     BtB out => ciBtB 11 out);
 78
 79
           ciBtB12: ciBitToBcd port map(
 80
                     BtB in(3 downto 1) => ciBtB 09 out(2 downto 0),
                     BtB in(0) => bit_in(4),
 81
                     BtB_out => ciBtB_12_out);
 82
 83
 84
           ciBtB13: ciBitToBcd port map(
 85
                     BtB in(3 downto 1) => ciBtB 10 out(2 downto 0),
 86
                     BtB_in(0) => ciBtB_11_out(3),
 87
                     BtB out => ciBtB 13 out);
 88
 89
           ciBtB14: ciBitToBcd port map(
 90
                     BtB in(3 downto 1) => ciBtB 11 out(2 downto 0),
 91
                     BtB in(0) \Rightarrow ciBtB 12 out(3),
 92
                     BtB out => ciBtB 14 out);
 93
 94
           ciBtB15: ciBitToBcd port map(
 95
                     BtB in(3 downto 1) => ciBtB 12 out(2 downto 0),
 96
                     BtB_{in}(0) => bit_{in}(3),
 97
                     BtB out => ciBtB 15 out);
 98
 99
           ciBtB16: ciBitToBcd port map(
100
                     BtB in(3 downto 1) => ciBtB 13 out(2 downto 0),
                     BtB in(0) => ciBtB 14 out(3),
101
102
                     BtB out => ciBtB 16 out);
103
104
           ciBtB17: ciBitToBcd port map(
105
                     BtB in(3 downto 1) => ciBtB 14 out(2 downto 0),
106
                     BtB in(0) \Rightarrow ciBtB 15 out(3),
107
                     BtB out => ciBtB 17 out);
108
109
            ciBtB18: ciBitToBcd port map(
110
                     BtB in(3 downto 1) => ciBtB 15 out(2 downto 0),
111
                     BtB_{in}(0) => bit_{in}(2),
112
                     BtB_out => ciBtB_18_out);
113
114
           ciBtB19: ciBitToBcd port map(
115
                     BtB_in(3 downto 1) => ciBtB_16_out(2 downto 0),
                     BtB_in(0) => ciBtB_17_out(3),
116
117
                     BtB_out => ciBtB_19_out);
118
119
           ciBtB20: ciBitToBcd port map(
120
                     BtB_in(3 downto 1) => ciBtB_17_out(2 downto 0),
121
                     BtB in(0) => ciBtB 18 out(3),
122
                     BtB out => ciBtB 20 out);
123
124
            ciBtB21: ciBitToBcd port map(
125
                     BtB_in(3 downto 1) => ciBtB_18_out(2 downto 0),
126
                     BtB_{in}(0) => bit_{in}(1),
127
                     BtB_out => ciBtB_21_out);
128
129
           bcd out(15) <= ciBtB 10 out(3);
130
           bcd out(\frac{14}{}) <= ciBtB 13 out(\frac{3}{});
```

```
131 bcd_out(13) <= ciBtB_16_out(3);
132 bcd_out(12 downto 9) <= ciBtB_19_out;
133 bcd_out(8 downto 5) <= ciBtB_20_out;
134 bcd_out(4 downto 1) <= ciBtB_21_out;
135 bcd_out(0) <= bit_in(0);
136
137 end ckt;
```

```
1
                    library ieee;
                    use ieee.std logic 1164.all;
                   entity ciBitToBcd is
    4
    5
                    port (BtB in: in bit vector(3 downto 0);
    6
                                                     BtB out: out bit vector(3 downto 0));
    7
                    end ciBitToBcd;
  8
  9
                     architecture ckt of ciBitToBcd is
10
                   begin
11
                       BtB_out(3) \le (BtB_in(3) \text{ or } (BtB_in(2) \text{ and } (BtB_in(1) \text{ or } BtB_in(0))));
12
                         BtB out(2) <= ((BtB in(2) and (not BtB in(1)) and (not BtB in(0))) or (BtB in(3) and
13
                       BtB_out(1) \le ((BtB_in(3) and (not BtB_in(0))) or (BtB_in(1) and ((not BtB_in(2)) or (BtB_in(1))) or (BtB_in(1)) and ((not BtB_in(2))) or (BtB_in(1)) and ((not BtB_in(2))) or (BtB_in(1)) and ((not BtB_in(2))) or ((not 
                     BtB in(0)));
                       BtB out(0) <= (((not BtB in(3)) and (not BtB in(2)) and BtB in(0)) or ((not BtB in(0))
14
                     and (BtB_in(3) or (BtB_in(2) and BtB_in(1))));
15
                     end ckt;
16
```