```
library ieee;
    use ieee.std logic 1164.all;
 3
 4
    ENTITY ffjk IS
 5
   port ( clk ,J ,K ,P ,C : in std logic;
 6
              q : out std_logic );
 7
    END ffjk ;
8
    ARCHITECTURE ckt OF ffjk IS
9
    SIGNAL qS : std_logic;
10
   BEGIN
11
     PROCESS ( clk ,P ,C )
12
     BEGIN
13
        IF P = '0' THEN qS <= '1';
        ELSIF C = '0' THEN qS <= '0';
14
15
        ELSIF clk = '1' AND clk ' EVENT THEN
          IF J = '1' AND K = '1' THEN qS <= NOT qS;
16
          ELSIF J = '1' AND K = '0' THEN qS <= '1';
17
18
         ELSIF J = '0' AND K = '1' THEN qS \leftarrow '0';
19
         END IF;
20
       END IF;
21
     END PROCESS ;
22
   q \ll qS;
23
   END ckt ;
```