```
1
     library ieee ;
     use ieee.std logic 1164.all;
 2
 3
     entity projeto02 is
 4
 5
        port ( clock 27, SW1, SW0, KEY3: in std logic ;
 6
               LEDR1, LEDR0: out std logic;
 7
               P02HEX5, P02HEX4, P02HEX3, P02HEX2, P02HEX1, P02HEX0: out std logic vector(6
     downto 0);
 8
               est maq fifo: out std logic vector(2 downto 0));
 9
     end projeto02;
10
11
    architecture ckt of projeto02 is
12
       -- Divisor de Clock
13
        component divisorClock is
14
           port (clk in : in std logic ;
15
                 clk out : out std logic );
16
        end component;
17
18
        -- ROM
19
        component romFIFO is
20
           PORT (address: IN STD LOGIC VECTOR (5 DOWNTO 0);
21
                 clock: IN STD LOGIC := '1';
22
                 q: OUT STD LOGIC VECTOR (12 DOWNTO 0));
23
        end component;
24
25
        --FIFO
26
        component fifo is
           port (CLK fifo, WR, RD, reset: in std_logic;
27
28
                 W_data: in std_logic_vector(12 downto 0);
29
                 em, fu: out std logic;
30
                 R data: out std logic vector(12 downto 0);
31
                 Estados_maquina: out std_logic_vector(2 downto 0));
32
        end component;
33
34
        --Contador
35
        component contador6Bits is
36
          port (clk c6B,ld c6B,clr c6B: in std logic;
37
                 out c6B: out std logic vector(5 downto 0));
38
        end component;
39
40
        --BINBCDtoD7SEG
41
        component bitToBcd13bitsToD7Seg is
42
          port (SW in: in std logic vector(12 downto 0);
43
                HEX0, HEX1, HEX2, HEX3: out std logic vector(6 downto 0));
44
        end component;
45
46
        signal CLK_1, led_full, led_empty, clr_reverso: std_logic;
47
        signal saida_rom, saida_fifo: std_logic_vector(12 downto 0);
48
        signal saida contador: std logic vector(5 downto 0);
49
        signal lixo1, lixo0, hx00, hx01, hx02, hx03, hx04, hx05: std logic vector(6 downto 0);
50
        signal estados: std_logic_vector(2 downto 0);
51
52
        begin
53
54
           clr reverso <= not KEY3;</pre>
55
56
           DClock: divisorClock port map(
57
              clk in => clock 27,
58
              clk out => CLK 1);
59
60
           FIF016x13: fifo port map(
61
              CLK_fifo => CLK_1,
62
              WR => SW1,
63
              RD => SW0,
64
              reset => clr reverso,
65
              W data => saida rom,
```

```
66
               em => led empty,
 67
              fu => led full,
 68
               R data => saida fifo,
 69
               Estados maquina => estados);
 70
 71
            ROM: romFIFO port map(
 72
              address => saida contador,
 73
               clock => CLK 1,
 74
               q => saida rom);
 75
 76
            Contador: contador6Bits port map(
 77
              clk c6B \Rightarrow CLK 1,
 78
              1d c6B => SW1,
 79
              clr c6B => clr reverso,
 80
              out c6B => saida contador);
 81
 82
           DisplayRead: bitToBcd13bitsToD7Seg port map(
 83
               SW in => saida fifo,
 84
               HEX0 => hx00,
 85
              HEX1 => hx01,
 86
              HEX2 => hx02,
 87
              HEX3 => hx03);
 88
 89
           DisplayContador: bitToBcd13bitsToD7Seg port map(
 90
               SW in(12 downto 6) =>"0000000",
 91
               SW in(5 downto 0) => saida contador,
 92
              HEX0 => hx04,
 93
              HEX1 => hx05,
              HEX2 => lixo0,
 94
 95
              HEX3 => lixo1);
 96
 97
            -- HEX
 98
           P02HEX0 \le hx00;
 99
          P02HEX1 \le hx01;
100
          P02HEX2 \le hx02;
101
          P02HEX3 <= hx03;
102
          P02HEX4 \le hx04;
103
           P02HEX5 \le hx05;
104
105
           -- Estados da Maquina FIFO
106
           est_maq_fifo <= estados;</pre>
107
108
            -- Luzes de aviso
109
            LEDRO <= led full;
```

LEDR1 <= led_empty;</pre>

110

111 end ckt;