```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
     entity SUM 8Bits is
 5
      port (A8_in, B8_in: in std_logic_vector(7 downto 0);
 6
              C8 in: in std logic;
 7
               S8_out: out std_logic_vector(7 downto 0);
              C8_out: out std_logic);
 8
9
     end SUM_8Bits;
10
11
     architecture ckt of SUM_8Bits is
12
       component SUM 4Bits is
13
         port (A4 in, B4 in: in std logic vector(3 downto 0);
14
                 C4 in: in std logic;
15
                 S4_out: out std_logic_vector(3 downto 0);
16
                 C4 out: out std logic);
17
        end component;
18
19
        signal Sum_01_out : std_logic;
20
21
       begin
22
          SUM01: SUM_4Bits port map(
23
                A4 in \Rightarrow A8 in(3 downto 0),
24
                 B4_in \Rightarrow B8_in(3 \text{ downto } 0),
                C4_in => C8_in,
25
26
                 S4 out \Rightarrow S8 out(3 downto 0),
27
                 C4 out \Rightarrow Sum 01 out);
28
29
          SUM02: SUM_4Bits port map(
30
                A4_{in} => A8_{in}(7 \text{ downto } 4),
                 B4 in \Rightarrow B8_in(7 downto 4),
31
32
                C4_in => Sum_01_out,
33
                 S4_out => S8_out(7 downto 4),
34
                 C4 \text{ out} => C8 \text{ out});
35
36
     end ckt;
```