1

Project: ULA

```
library ieee ;
     use ieee.std logic 1164.all;
 2
 3
 4
     entity ULA is
 5
       port (ULA A IN, ULA B IN: in std_logic_vector(7 downto 0);
 6
             ULA S IN: in std logic vector(3 downto 0);
 7
             ULA OUT: out std logic vector(7 downto 0);
8
             JMP_eq, JMP_hi, JMP_lo, LED_OVRF: out std_logic);
9
     end ULA;
10
11
     architecture ckt of ULA is
12
        component SUM 8Bits is
13
          port (A8 in, B8 in: in std logic vector(7 downto 0);
14
                 C8 in: in std logic;
15
                 S8 out: out std logic vector(7 downto 0);
16
                 C8 out: out std logic);
17
        end component;
18
19
        component SUB 8Bits is
20
          port (sub A8 in, sub B8 in: in std logic vector(7 downto 0);
21
                 sub_S8_out: out std_logic_vector(7 downto 0));
22
        end component;
23
24
        component Multiplicador8Bits is
25
          port (Ma, Mb: in std_logic_vector(7 downto 0);
26
                Ms: out std logic vector(15 downto 0));
27
        end component;
28
        component Comparador_8Bits is
29
30
          port (eA8, eB8: in std logic vector(7 downto 0);
31
                 AeqB8, AltB8, AgtB8: out std logic);
32
        end component;
33
34
        component SHR in 8Bits is
35
          port (Ar: in std logic vector(7 downto 0);
36
                 Sr: out std logic vector(7 downto 0));
37
        end component;
38
        component SHL in_8Bits is
39
40
          port (Al: in std_logic_vector(7 downto 0);
41
                 S1: out std_logic_vector(7 downto 0));
42
        end component;
43
        component MUX12 1 8Bits is
44
45
          port (I12 11,I12 10,I12 9,I12 8,I12 7, I12 6, I12 5, I12 4, I12 3, I12 2, I12 1,
     I12_0: in std_logic_vector(7 downto 0);
46
                 S12: in std_logic_vector(3 downto 0);
47
                 d12: out std logic vector(7 downto 0));
48
        end component;
49
50
        signal result_soma, result_soma_ovrf, result_subtracao, result_comparacao, result_mult,
      result_mult_ovrf: std_logic_vector(7 downto 0);
   signal result_INC, result_DEC, result_AND, result_OR, result_XOR, result_NOT,
51
     result_SHR, result_SHL, result_mux: std_logic_vector(7 downto 0);
52
        signal mux_mult, mux_soma: std_logic_vector(7 downto 0);
53
        signal result mult total: std logic vector(15 downto 0);
54
        signal bloco comparador, compara maior 0 mult, compara maior 0 sum, compara mux soma,
     compara_mux_mult: std_logic_vector(2 downto 0);
55
        signal INC_ovrf, ovrf_mult, ovrf_soma: std_logic;
56
57
        begin
58
59
        result soma ovrf(7 downto 1) <="0000000";</pre>
60
        ADD: SUM 8Bits port map(
61
           A8 in \Rightarrow ULA A IN,
62
           B8 in => ULA B IN,
```

63

```
C8 in => '0',
 64
             S8 out => result soma,
 65
             C8 out \Rightarrow result soma ovrf(0);
 66
 67
         SUB: SUB 8Bits port map(
 68
             sub A8 in => ULA A IN,
 69
             sub B8 in => ULA B IN,
 70
             sub S8 out => result subtracao);
 71
 72
         result_comparacao(7 downto 3) <= "00000";</pre>
 73
         CMP: comparador_8Bits port map(
 74
            eA8 \Rightarrow ULA A IN,
 75
             eB8 => ULA B IN,
 76
             AeqB8 => bloco comparador(1),
 77
             AltB8 => bloco comparador(0),
 78
             AgtB8 => bloco comparador(2));
 79
         result comparacao(2 downto 0) <= bloco comparador;
 80
 81
         MULT: multiplicador8Bits port map(
 82
           Ma => ULA A IN,
            Mb => ULA_B_IN,
 83
 84
             Ms => result_mult_total);
 85
          result mult <= result mult total(7 downto 0);</pre>
 86
         result mult ovrf <= result mult total(15 downto 8);</pre>
 87
 88
         INC: SUM 8Bits port map(
 89
            A8 in => ULA A IN,
 90
             B8 in => "00000001",
 91
             C8 in => '0',
 92
             S8 out => result INC,
 93
             C8 out => INC ovrf);
 94
 95
         DEC: SUB 8Bits port map(
 96
             sub A8 in => ULA A IN,
 97
             sub B8 in => "00000001",
 98
             sub S8 out => result DEC);
 99
100
         result AND <= ULA A IN and ULA B IN;
         result_OR <= ULA_A_IN or ULA_B_IN;</pre>
101
102
         result_XOR <= ULA_A_IN xor ULA_B_IN;</pre>
103
         result_NOT <= not ULA_A_IN;</pre>
104
105
         SHL: SHL in 8Bits port map(
            Al => ULA_A_IN,
106
107
             S1 => result SHL);
108
109
         SHR: SHR_in_8Bits port map(
110
            Ar => ULA A IN,
111
             Sr => result SHR);
112
         MUX: MUX12_1_8Bits port map(
113
             I12 11 => result_SHR,
114
             I12_10 => result_SHL,
115
             I12_9 => result_NOT,
116
117
             I12 8 => result XOR,
             I12 7 => result OR,
118
119
             I12 6 \Rightarrow result AND,
             I12 5 => result DEC,
120
             I12 4 \Rightarrow result INC,
121
             I12 3 => result_mult,
122
             I12_2 => result_comparacao,
123
124
            I12_1 => result_subtracao,
125
            I12 0 => result_soma,
126
            S12 \Rightarrow ULA S IN,
127
             d12 => result mux);
128
```

```
130
            eA8 => result mult ovrf,
            eB8 => "0000000",
131
132
            AeqB8 => compara maior 0 mult(1),
            AltB8 => compara_maior_0_mult(0),
133
134
            AgtB8 => compara maior 0 mult(2));
135
136
         comparador soma ovrf: comparador 8Bits port map(
137
            eA8 => result soma ovrf,
138
            eB8 => "0000000",
139
            AeqB8 => compara_maior_0_sum(1),
140
            AltB8 => compara maior 0 \text{ sum}(0),
141
            AgtB8 => compara maior 0 sum(2));
142
         mux_mult(7 downto 4) <= "0000";</pre>
143
         mux_mult(3 downto 0) <= ULA S IN;</pre>
144
145
         mux soma(7 downto 4) <= "0000";</pre>
146
         mux soma(3 downto 0) <= ULA S IN;</pre>
147
148
         comparador mux soma: comparador 8Bits port map(
149
            eA8 => mux soma,
            eB8 => "00000000",
150
151
            AeqB8 = compara mux soma(1),
152
            AltB8 => compara mux soma(0),
153
            AgtB8 => compara mux soma(2));
154
         comparador mux mult: comparador 8Bits port map(
155
            eA8 => mux mult,
156
            eB8 => "00000011",
            AeqB8 => compara_mux_mult(1),
157
            AltB8 => compara mux mult(0),
158
159
            AgtB8 => compara mux mult(2));
160
161
         ULA OUT <= result mux;
162
         ovrf mult <= compara maior 0 mult(2) and compara mux mult(1);
163
         ovrf soma <= compara maior 0 sum(2) and compara mux soma(1);
164
         LED OVRF <= ovrf mult or ovrf soma;</pre>
165
         JMP hi <= bloco comparador(2);</pre>
166
         JMP eq <= bloco comparador(1);</pre>
167
         JMP_lo <= bloco_comparador(0);</pre>
168
```

comparador mult ovrf: comparador 8Bits port map(

129

169

end ckt;