1

```
library ieee ;
     use ieee.std logic 1164.all;
     entity datapathFIFO is
 4
 5
      port (wr data dp: in std logic vector(12 downto 0);
 6
             ld wr dp, ld rd dp, clr fifo dp, clk fifo dp: in std logic;
 7
             eq_comp_wr_rd, eq_comp_wr1_rd, eq_comp_wr_rd1: out std_logic;
8
             rd_data_dp: out std_logic_vector(12 downto 0));
9
     end datapathFIFO;
10
11
    architecture ckt of datapathFIFO is
12
        component bancoDeRegistrador16X13 is
13
          port (wr data: in std logic vector(12 downto 0);
14
                cont wr, cont rd: in std logic vector(3 downto 0);
                clk_br, ld_wr, ld_rd, clr_reg: in std_logic;
15
16
                rd data: out std logic vector(12 downto 0));
17
        end component;
18
19
        component Comparador 4Bits is
20
         port (eA, eB: in std logic vector(3 downto 0);
21
                gt,lt,eq: in std_logic;
22
                AeqB, AltB, AgtB: out std_logic);
23
        end component;
24
25
        component contador4Bits is
26
         port (clk c4B, ld c4B, clr c4B: in std logic;
27
                 out c4B: out std logic vector(3 downto 0));
28
        end component;
29
30
        component SUM 4Bits is
31
          port (A4_in, B4_in: in std_logic_vector(3 downto 0);
32
                C4_in: in std_logic;
33
                S4 out: out std logic vector(3 downto 0);
34
                C4 out: out std_logic);
35
        end component;
36
37
        signal saida cont wr, saida cont rd: std logic vector(3 downto 0);
38
        signal saida sum wr, saida sum rd: std logic vector(3 downto 0);
39
        signal saida_bancoRegistradores: std_logic_vector(12 downto 0);
40
        signal clr_reverso_reg: std_logic;
41
        signal lixo: std_logic_vector(1 downto 0);
42
        signal saida eq comparador wd com rd saida ld comparador wd com rd
     saida gt comparador wd com rd std logic;
        signal saida eq comparador wdl com rd saida ld comparador wdl com rd
43
     saida gt comparador wd1 com rd std logic;
44
        signal saida_eq_comparador_wd_com_rd1, saida_ld_comparador_wd_com_rd1,
     saida_gt_comparador_wd_com_rd1: std_logic;
45
46
        begin
47
48
           clr_reverso_reg <= not clr_fifo_dp;</pre>
49
50
           BancoDeRegistradores: bancoDeRegistrador16X13 port map(
51
              wr_data => wr_data_dp,
52
              cont wr => saida cont wr,
53
              cont rd => saida cont rd,
              clk br => clk_fifo_dp,
54
55
              ld_wr => ld_wr_dp,
56
              ld rd => ld rd dp,
57
              clr_reg => clr_reverso_reg,
58
              rd_data => saida_bancoRegistradores);
59
60
           Contador WR: contador4Bits port map(
61
              clk c4B => clk fifo dp,
              ld c4B \Rightarrow ld_wr_dp,
62
63
              clr c4B => clr fifo dp,
```

```
64
               out c4B => saida cont wr);
 65
 66
            Contador RD: contador4Bits port map(
 67
               clk c4B => clk fifo dp,
 68
               1d c4B \Rightarrow 1d rd dp
 69
               clr c4B \Rightarrow clr fifo dp,
 70
               out_c4B => saida_cont_rd);
 71
 72
            comparador wr com rd: Comparador 4Bits port map(
 73
               eA => saida_cont_wr,
 74
               eB => saida_cont_rd,
 75
               gt => '0',
 76
               lt => '0',
 77
               eq => '1',
 78
               AeqB => saida eq comparador wd com rd
 79
               AltB => saida ld comparador wd com rd
 80
               AgtB => saida gt comparador wd com rd;
 81
 82
            comparador wr1 com rd: Comparador 4Bits port map(
 83
               eA => saida sum wr,
               eB => saida cont_rd,
 84
 85
               gt => '0',
               lt => '0',
 86
               eq => '1',
 87
 88
               AeqB => saida_eq_comparador_wd1_com_rd,
 89
               AltB => saida ld comparador wd1 com rd
 90
               AgtB => saida gt comparador wd1 com rd;
 91
 92
            comparador_wr_com_rd1: Comparador_4Bits port map(
 93
               eA => saida cont wr,
 94
               eB => saida sum rd,
 95
               gt => '0',
 96
               lt => '0',
 97
               eq => '1',
 98
               AeqB => saida eq comparador wd com rd1,
 99
               AltB => saida ld comparador wd com rd1,
100
               AgtB => saida_gt_comparador_wd_com_rd1);
101
102
            somador wr1: SUM 4Bits port map(
103
               A4_in => saida_cont_wr,
104
               B4 in => "0001",
105
               C4 in => '0',
106
               S4 out => saida sum wr,
               C4 out \Rightarrow lixo(0));
107
108
109
            somador rd1: SUM 4Bits port map(
110
               A4_in => saida_cont_rd,
               B4 in => "0001",
111
112
               C4 in => '0',
113
               S4 out => saida_sum_rd,
114
               C4_out => lixo(1));
115
116
117
            rd data dp <= saida bancoRegistradores;
118
            eq comp wr rd <= saida eq comparador wd com rd
119
            eq comp wr1 rd <= saida eq comparador wd1 com rd
            eq_comp_wr_rd1 <= saida_eq_comparador_wd_com rd1;</pre>
120
121
122
      end ckt;
```