43

end ckt;

```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
 4
     entity Comparador 8Bits is
 5
      port (eA8,eB8: in std_logic_vector(7 downto 0);
 6
              AeqB8, AltB8, AgtB8: out std logic);
 7
     end Comparador 8Bits;
 8
 9
     architecture ckt of Comparador 8Bits is
10
11
       component Comparador_4Bits is
12
         port (eA,eB: in std logic vector(3 downto 0);
13
                 gt, lt, eq: in std logic;
14
                 AeqB, AltB, AgtB: out std logic);
15
         end component;
16
17
        signal saida gt,saida lt,saida eq: std logic vector(1 downto 0);
18
        begin
19
            Comp1:Comparador 4Bits port map(
20
                 gt => '0',
21
                  lt => '0',
                  eq => '1',
22
23
                  eA(3 \text{ downto } 0) => eA8(7 \text{ downto } 4),
24
                  eB(3 \text{ downto } 0) => eB8(7 \text{ downto } 4),
25
                  AeqB => saida_eq(1),
26
                  AgtB => saida_gt(1),
27
                  AltB => saida lt(1);
28
29
            Comp2: Comparador_4Bits port map(
30
                  gt => saida_gt(1),
31
                  lt => saida lt(1),
32
                  eq => saida_eq(1),
33
                  eA(3 \text{ downto } 0) => eA8(3 \text{ downto } 0),
34
                  eB(3 \text{ downto } 0) => eB8(3 \text{ downto } 0),
35
                  AeqB \Rightarrow saida_eq(0),
36
                  AgtB \Rightarrow saida_gt(0),
37
                  AltB => saida lt(0);
38
            AeqB8 <= saida_eq(0);</pre>
39
40
            AltB8 <= saida_lt(0);</pre>
41
            AgtB8 <= saida_gt(0);</pre>
42
```