```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
     entity SUM 2Bits is
 5
      port (A2 in, B2 in: in std logic vector(1 downto 0);
 6
              C2 in: in std logic;
 7
               S2_out: out std_logic_vector(1 downto 0);
 8
              C2_out: out std_logic);
 9
     end SUM_2Bits;
10
11
     architecture ckt of SUM_2Bits is
12
      component SUM 1Bit is
13
        port (A in, B in, C in: in std logic;
14
                 S out, C out: out std logic);
15
       end component;
16
17
        signal Sum 01 out : std logic;
18
19
       begin
20
          SUM01: SUM 1Bit port map(
21
                A_{in} \Rightarrow A2_{in}(0),
22
                B_{in} \Rightarrow B2_{in}(0),
23
                C in => C2 in,
24
                 S \text{ out} \Rightarrow S2 \text{ out}(0),
25
                 C_out => Sum_01_out);
26
27
          SUM02: SUM 1Bit port map(
28
                A in \Rightarrow A2 in(1),
29
                 B_{in} \Rightarrow B2_{in}(1),
30
                C_in => Sum_01_out,
31
                 S_{out} => S2_{out}(1),
32
                C_out => C2_out);
33
34
     end ckt;
```