

```
1  library ieee;
2  use ieee.std_logic_1164 .all;
3
4  entity blocoDeControleMV is
5      port (clk_mv , rst_mv , c_mv, tot_ld: in std_logic ;
6            d_mv, load_tot, clr_tot: out std_logic;
7            saida: out std_logic_vector(1 downto 0));
8  end blocoDeControleMV;
9
10 architecture ckt of blocoDeControleMV is
11     type st is (E1, E2, E3, E4);
12     signal estado : st;
13     begin
14         process (clk_mv , rst_mv)
15         begin
16             if rst_mv = '1' then
17                 estado <= E1 ;
18             elsif (clk_mv'event and clk_mv = '1') then
19                 case estado is
20                     when E1 =>
21                         estado <= E2;
22                     when E2 =>
23                         if c_mv='1' then estado <= E3;
24                         elsif tot_ld='0' then estado <= E4;
25                         else estado <= E2;
26                         end if;
27                     when E3 =>
28                         estado <= E2;
29                     when E4 =>
30                         estado <= E1;
31                     end case ;
32                 end if;
33             end process;
34             d_mv <= '1' when estado = E4 else '0';
35             load_tot <= '1' when estado = E3 else '0';
36             clr_tot <= '1' when estado = E1 else '0';
37             with estado select
38                 saida <= "00" when E1 ,
39                 "01" when E2 ,
40                 "11" when E4 ,
41                 "10" when E3 ;
42         end ckt ;
```