```
1
     library ieee;
     use ieee.std logic 1164.all;
 2
 4
     entity bitToBcd13bitsToD7Seg is
 5
     port (SW in: in std_logic_vector(12 downto 0);
 6
             HEX0, HEX1, HEX2, HEX3: out std logic vector(6 downto 0));
 7
     end bitToBcd13bitsToD7Seg;
 8
 9
     architecture ckt of bitToBcd13bitsToD7Seg is
10
     component bitToBcd13bits is
11
        port (bit_in: in std_logic_vector(12 downto 0);
12
               bcd out: out std logic vector(15 downto 0));
13
       end component;
14
       component d7Seg is
15
          port(S in: in std logic vector(3 downto 0);
16
                D out: out std logic vector(6 downto 0));
17
       end component;
18
19
       signal bcd ax out: std logic vector(15 downto 0);
20
       signal hex0 ax out, hex1 ax out, hex2 ax out, hex3 ax out : std logic vector(6 downto 0);
21
22
       begin
23
           BtB: BitToBcd13bits port map(
24
                bit in => SW in,
25
                bcd out => bcd ax out);
26
27
           D7S3: d7Seg port map(
28
                  S in \Rightarrow bcd ax out(15 downto 12),
29
                  D_out => hex3_ax_out);
30
31
           D7S2: d7Seg port map(
32
                  S_in => bcd_ax_out(11 downto 8),
33
                  D out => hex2 ax out);
34
35
           D7S1: d7Seg port map(
36
                  S in \Rightarrow bcd ax out(7 downto 4),
37
                  D out => hex1 ax out);
38
39
           D7S0: d7Seg port map(
40
                  S_in => bcd_ax_out(3 downto 0),
41
                  D out => hex0_ax_out);
42
           HEX0 <= hex0 ax out;</pre>
43
           HEX1 <= hex1 ax out;</pre>
44
           HEX2 <= hex2 ax out;</pre>
45
           HEX3 <= hex3 ax out;
46
     end ckt;
```