```
library ieee ;
     use ieee.std logic 1164.all;
 4
     entity maquinaVendas is
 5
        port (CLK mv, C, reset: in std logic;
 6
              S, A: in std logic vector(7 downto 0);
 7
              D: out std logic;
8
              saida mv: out std logic vector(1 downto 0);
9
              Tot_mv: out std_logic_vector(7 downto 0));
10
    end maquinaVendas;
11
12
    architecture ckt of maquinaVendas is
13
        component blocoDeControleMV is
14
           port (clk mv , rst mv , c mv, tot ld: in std logic;
15
                 d mv, load tot, clr tot: out std logic;
16
                 saida: out std logic vector(1 downto 0));
17
        end component;
18
        component datapathMV is
19
           port (clk_dmv , clr_total , ld_total: in std_logic;
20
                 S mv, A mv: in std logic vector(7 downto 0);
21
                 total ld: out std logic;
22
                 total_mv: out std_logic_vector(7 downto 0));
23
        end component;
24
25
        signal result total: std logic vector(7 downto 0);
26
        signal result comp lt, result despacho, sinal somar tot, clear tot: std logic;
27
        signal saida mc: std logic vector(1 downto 0);
28
29
           BlocodeControle: blocoDeControleMV port map(
30
              clk mv => CLK mv,
31
              rst mv => reset,
32
              c mv => C,
33
              tot ld => result comp lt,
34
              d mv => result despacho,
35
              load tot => sinal somar tot,
36
              clr tot => clear tot,
              saida => saida_mc);
37
38
39
           Datapath: datapathMV port map(
40
              clk_dmv => CLK_mv,
41
              clr total => clear tot,
42
              ld total => sinal somar tot,
43
              S mv => S,
              A_mv => A
44
              total ld => result_comp_lt,
45
46
              total mv => result total);
47
48
           D <= result despacho;
49
           Tot mv <= result total;
50
           saida mv <= saida mc;
51
     end ckt ;
```