```
1
     library ieee;
     use ieee.std logic 1164.all;
     entity bitToBcd is
 4
 5
     port (bit in: in std logic vector(7 downto 0);
 6
              bcd out: out std logic vector(11 downto 0));
 7
     end bitToBcd ;
 8
9
     architecture ckt of bitToBcd is
10
      component ciBitToBcd is
11
        port (BtB_in: in std_logic_vector(3 downto 0);
12
                BtB out: out std logic vector(3 downto 0));
13
       end component;
14
15
       signal ciBtB 01 out, ciBtB 02 out, ciBtB 03 out, ciBtB 04 out, ciBtB 05 out,
     ciBtB 06 out, ciBtB 07 out: std logic vector(3 downto 0);
16
17
       begin
18
            ciBtB01: ciBitToBcd port map(
19
                 BtB in(3) => '0',
20
                 BtB in(\frac{2}{3} downto \frac{1}{3}) => bit in(\frac{7}{3} downto \frac{5}{3}),
21
                 BtB_out => ciBtB_01_out);
22
23
           ciBtB02: ciBitToBcd port map(
24
                 BtB in(3 downto 1) => ciBtB 01 out(2 downto 0),
25
                 BtB in(0) => bit in(4),
26
                 BtB out => ciBtB 02 out);
27
28
            ciBtB03: ciBitToBcd port map(
29
                 BtB in(3 downto 1) => ciBtB 02 out(2 downto 0),
30
                 BtB_{in}(0) => bit_{in}(3),
31
                 BtB_out => ciBtB_03_out);
32
33
            ciBtB04: ciBitToBcd port map(
34
                 BtB in(3) \Rightarrow '0',
35
                 BtB in(2) \Rightarrow ciBtB 01 out(3),
36
                 BtB in(\frac{1}{2}) => ciBtB 02 out(\frac{3}{2}),
37
                 BtB_in(0) => ciBtB_03_out(3),
38
                 BtB_out => ciBtB_04_out);
39
40
            ciBtB05: ciBitToBcd port map(
41
                 BtB in(3 downto 1) => ciBtB 03 out(2 downto 0),
42
                 BtB in(0) \Rightarrow bit in(2),
43
                 BtB out => ciBtB 05 out);
44
45
            ciBtB06: ciBitToBcd port map(
46
                 BtB_in(3 downto 1) => ciBtB_04_out(2 downto 0),
47
                 BtB in(^{\circ}) => ciBtB 05 out(^{\circ}),
48
                 BtB_out => ciBtB_06_out);
49
50
            ciBtB07: ciBitToBcd port map(
51
                 BtB_in(3 downto 1) => ciBtB_05_out(2 downto 0),
52
                 BtB_{in}(0) => bit_{in}(1),
53
                 BtB out => ciBtB 07 out);
54
55
            bcd out(11) <= '0';
56
            bcd out(10) <= '0';
57
            bcd out(9) \leq ciBtB 04 out(3);
58
            bcd_out(8 downto 5) <= ciBtB_06_out;</pre>
59
            bcd out(4 downto 1) <= ciBtB 07 out;</pre>
60
            bcd_out(0) \le bit_in(0);
61
62
     end ckt;
```