```
1
     library ieee ;
     use ieee.std logic 1164.all;
 2
 3
     entity projeto02 is
 4
 5
        port ( clock 27, SW1, SW0, KEY3: in std logic ;
 6
               LEDR1, LEDR0: out std logic;
 7
               P02HEX5, P02HEX4, P02HEX3, P02HEX2, P02HEX1, P02HEX0: out std logic vector(6
     downto 0);
 8
               est maq fifo: out std logic vector(2 downto 0));
 9
     end projeto02;
10
11
    architecture ckt of projeto02 is
12
       -- Divisor de Clock
13
        component divisorClock is
14
           port (clk in : in std logic ;
15
                 clk out : out std logic );
16
        end component;
17
18
        -- ROM
19
        component romFIFO is
20
           PORT (address: IN STD LOGIC VECTOR (5 DOWNTO 0);
21
                 clock: IN STD LOGIC := '1';
22
                 q: OUT STD LOGIC VECTOR (12 DOWNTO 0));
23
        end component;
24
25
        --FIFO
26
        component fifo is
           port (CLK fifo, WR, RD, reset: in std_logic;
27
28
                 W_data: in std_logic_vector(12 downto 0);
29
                 em, fu: out std logic;
30
                 R data: out std logic vector(12 downto 0);
31
                 Estados_maquina: out std_logic_vector(2 downto 0));
32
        end component;
33
34
        --Contador
35
        component contador6Bits is
36
          port (clk c6B,ld c6B,clr c6B: in std logic;
37
                 out c6B: out std logic vector(5 downto 0));
38
        end component;
39
40
        --BINBCDtoD7SEG
41
        component bitToBcd13bitsToD7Seg is
42
          port (SW in: in std logic vector(12 downto 0);
43
                HEX0, HEX1, HEX2, HEX3: out std logic vector(6 downto 0));
44
        end component;
45
46
        signal CLK_1, led_full, led_empty, clr_reverso: std_logic;
47
        signal saida_rom, saida_fifo: std_logic_vector(12 downto 0);
48
        signal saida contador: std logic vector(5 downto 0);
49
        signal lixo1, lixo0, hx00, hx01, hx02, hx03, hx04, hx05: std logic vector(6 downto 0);
50
        signal estados: std_logic_vector(2 downto 0);
51
52
        begin
53
54
           clr reverso <= not KEY3;</pre>
55
56
           DClock: divisorClock port map(
57
              clk in => clock 27,
58
              clk out => CLK 1);
59
60
           FIF016x13: fifo port map(
61
              CLK_fifo => CLK_1,
62
              WR => SW1,
63
              RD => SW0,
64
              reset => clr reverso,
65
              W data => saida rom,
```

```
66
               em => led empty,
 67
              fu => led full,
 68
               R data => saida fifo,
 69
               Estados maquina => estados);
 70
 71
            ROM: romFIFO port map(
 72
              address => saida contador,
 73
               clock => CLK 1,
 74
               q => saida rom);
 75
 76
            Contador: contador6Bits port map(
 77
              clk c6B \Rightarrow CLK 1,
 78
              1d c6B => SW1,
 79
              clr c6B => clr reverso,
 80
              out c6B => saida contador);
 81
 82
           DisplayRead: bitToBcd13bitsToD7Seg port map(
 83
               SW in => saida fifo,
 84
               HEX0 => hx00,
 85
              HEX1 => hx01,
 86
              HEX2 => hx02,
 87
              HEX3 => hx03);
 88
 89
           DisplayContador: bitToBcd13bitsToD7Seg port map(
 90
               SW in(12 downto 6) =>"0000000",
 91
               SW in(5 downto 0) => saida contador,
 92
              HEX0 => hx04,
 93
              HEX1 => hx05,
              HEX2 => lixo0,
 94
 95
              HEX3 => lixo1);
 96
 97
            -- HEX
 98
           P02HEX0 \le hx00;
 99
          P02HEX1 \le hx01;
100
          P02HEX2 \le hx02;
101
          P02HEX3 <= hx03;
102
          P02HEX4 \le hx04;
103
           P02HEX5 \le hx05;
104
105
           -- Estados da Maquina FIFO
106
           est_maq_fifo <= estados;</pre>
107
108
            -- Luzes de aviso
109
            LEDRO <= led full;
```

LEDR1 <= led_empty;</pre>

110

111 end ckt;

```
1
     library ieee ;
    use ieee.std_logic_1164.all;
    entity divisorClock is
 3
 4
       port ( clk_in : in std_logic ;
 5
               clk out : out std logic );
 6 end divisorClock;
 7 architecture ckt of divisorClock is
8
       signal ax : std_logic ;
9
       begin
10
          process ( clk_in )
11
             variable cnt: integer range 0 to 13500000 := 0;
12
             begin
13
                if ( rising edge ( clk in )) then
14
                    if (cnt = 13500000) then
15
                       cnt := 0;
16
                       ax <= not ax;</pre>
17
18
                       cnt := cnt +1;
19
                    end if;
20
                 end if;
21
          end process;
22
          clk_out <= ax;
23 end ckt;
```

```
-- megafunction wizard: %ROM: 1-PORT%
    -- GENERATION: STANDARD
 3
    -- VERSION: WM1.0
 4
    -- MODULE: altsyncram
 5
 6
    7
    -- File Name: romFIFO.vhd
8
    -- Megafunction Name(s):
9
          altsyncram
10
11
    -- Simulation Library Files(s):
12
        altera mf
    13
    __ *********************************
14
15
    -- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
17
    -- 13.0.0 Build 156 04/24/2013 SJ Web Edition
18
19
20
21
    --Copyright (C) 1991-2013 Altera Corporation
22
    --Your use of Altera Corporation's design tools, logic functions
    --and other software and tools, and its AMPP partner logic
23
24
    --functions, and any output files from any of the foregoing
25
    -- (including device programming or simulation files), and any
26
    --associated documentation or information are expressly subject
27
    --to the terms and conditions of the Altera Program License
28
    --Subscription Agreement, Altera MegaCore Function License
29
    --Agreement, or other applicable license agreement, including,
30
    --without limitation, that your use is for the sole purpose of
31
    --programming logic devices manufactured by Altera and sold by
32
    --Altera or its authorized distributors. Please refer to the
33
    --applicable agreement for further details.
34
35
36
    LIBRARY ieee;
37
    USE ieee.std logic 1164.all;
38
39
    LIBRARY altera mf;
40
    USE altera mf.all;
41
42 ENTITY romFIFO IS
43
     PORT
44
      (
45
         address : IN STD LOGIC VECTOR (5 DOWNTO 0);
         clock : IN STD LOGIC := '1';
46
47
              : OUT STD_LOGIC_VECTOR (12 DOWNTO 0)
48
       );
49
    END romFIFO;
50
51
52
    ARCHITECTURE SYN OF romfifo IS
53
54
       SIGNAL sub wire0 : STD LOGIC VECTOR (12 DOWNTO 0);
55
56
57
      COMPONENT altsyncram
58
59
       GENERIC (
60
        clock enable_input_a : STRING;
         clock_enable_output_a : STRING;
61
        init_file
                   : STRING;
62
63
        intended_device_family : STRING;
         lpm_hint : STRING;
lpm_type : STRING;
64
65
66
         numwords_a
                      : NATURAL;
```

```
Date: March 17, 2020
                                          romFIFO.vhd
  67
             operation mode : STRING;
            outdata_aclr_a : STRING;
outdata_reg_a : STRING;
widthad_a : NATURAL;
  68
  69
  70
  71
             width a : NATURAL;
  72
             width byteena a : NATURAL
  73
          );
  74
          PORT (
  75
                address a : IN STD LOGIC VECTOR (5 DOWNTO 0);
  76
                clock0 : IN STD LOGIC ;
  77
                q a : OUT STD_LOGIC_VECTOR (12 DOWNTO 0)
  78
  79
          END COMPONENT;
  80
  81
     BEGIN
  82
              <= sub wire0(12 DOWNTO 0);
  83
  84
         altsyncram_component : altsyncram
  85
          GENERIC MAP (
  86
             clock enable input a => "BYPASS",
             clock_enable_output_a => "BYPASS",
  87
  88
             init_file => "romFIFO.mif",
             intended_device family => "Cyclone II",
  89
  90
             lpm hint => "ENABLE RUNTIME MOD=NO",
  91
             lpm type => "altsyncram",
  92
            numwords a => 64,
  93
            operation mode => "ROM",
  94
            outdata aclr a => "NONE",
            outdata_reg_a => "UNREGISTERED",
  95
  96
            widthad a => 6,
  97
             width a \Rightarrow 13,
  98
             width byteena a \Rightarrow 1
  99
         )
 100
         PORT MAP (
 101
           address a => address,
 102
            clock0 => clock,
 103
             q a => sub wire0
 104
          );
 105
 106
 107
 108
       END SYN;
 109
 110
       111
       -- CNX file retrieval info
 112
       -- Retrieval info: PRIVATE: ADDRESSSTALL A NUMERIC "0"
 113
 114
       -- Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
 115
       -- Retrieval info: PRIVATE: AclrByte NUMERIC "0"
       -- Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
 117
       -- Retrieval info: PRIVATE: BYTE ENABLE NUMERIC "0"
       -- Retrieval info: PRIVATE: BYTE SIZE NUMERIC "8"
 118
       -- Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
 119
 120
       -- Retrieval info: PRIVATE: CLOCK ENABLE INPUT A NUMERIC "0"
 121
       -- Retrieval info: PRIVATE: CLOCK ENABLE OUTPUT A NUMERIC "0"
       -- Retrieval info: PRIVATE: Clken NUMERIC "0"
 122
 123
       -- Retrieval info: PRIVATE: IMPLEMENT IN LES NUMERIC "0"
       -- Retrieval info: PRIVATE: INIT FILE LAYOUT STRING "PORT A"
 124
       -- Retrieval info: PRIVATE: INIT TO SIM X NUMERIC "O"
 125
       -- Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone II"
 126
 127
       -- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
 128
       -- Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
 129
       -- Retrieval info: PRIVATE: MAXIMUM DEPTH NUMERIC "0"
 130 -- Retrieval info: PRIVATE: MIFfilename STRING "romFIFO.mif"
 131
       -- Retrieval info: PRIVATE: NUMWORDS A NUMERIC "64"
```

-- Retrieval info: PRIVATE: RAM BLOCK TYPE NUMERIC "0"

132

Project: projeto02

```
133
      -- Retrieval info: PRIVATE: RegAddr NUMERIC "1"
134
     -- Retrieval info: PRIVATE: RegOutput NUMERIC "0"
     -- Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "0"
135
     -- Retrieval info: PRIVATE: SingleClock NUMERIC "1"
136
137
     -- Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
138
     -- Retrieval info: PRIVATE: WidthAddr NUMERIC "6"
139
     -- Retrieval info: PRIVATE: WidthData NUMERIC "13"
     -- Retrieval info: PRIVATE: rden NUMERIC "0"
140
141
     -- Retrieval info: LIBRARY: altera mf altera mf.altera mf components.all
142
     -- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
143
     -- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
144
     -- Retrieval info: CONSTANT: INIT FILE STRING "romFIFO.mif"
145
     -- Retrieval info: CONSTANT: INTENDED DEVICE FAMILY STRING "Cyclone II"
     -- Retrieval info: CONSTANT: LPM HINT STRING "ENABLE RUNTIME MOD=NO"
146
147
      -- Retrieval info: CONSTANT: LPM TYPE STRING "altsyncram"
      -- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "64"
148
149
      -- Retrieval info: CONSTANT: OPERATION MODE STRING "ROM"
150
     -- Retrieval info: CONSTANT: OUTDATA ACLR A STRING "NONE"
151
     -- Retrieval info: CONSTANT: OUTDATA REG A STRING "UNREGISTERED"
152
     -- Retrieval info: CONSTANT: WIDTHAD A NUMERIC "6"
153
     -- Retrieval info: CONSTANT: WIDTH A NUMERIC "13"
154
     -- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
     -- Retrieval info: USED PORT: address 0 0 6 0 INPUT NODEFVAL "address[5..0]"
155
      -- Retrieval info: USED PORT: clock 0 0 0 0 INPUT VCC "clock"
156
157
     -- Retrieval info: USED PORT: q 0 0 13 0 OUTPUT NODEFVAL "q[12..0]"
158
     -- Retrieval info: CONNECT: @address a 0 0 6 0 address 0 0 6 0
159
     -- Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
     -- Retrieval info: CONNECT: q 0 0 13 0 @q a 0 0 13 0
160
161
     -- Retrieval info: GEN FILE: TYPE NORMAL romFIFO.vhd TRUE
162
      -- Retrieval info: GEN FILE: TYPE NORMAL romFIFO.inc FALSE
      -- Retrieval info: GEN FILE: TYPE NORMAL romFIFO.cmp FALSE
163
164
      -- Retrieval info: GEN_FILE: TYPE_NORMAL romFIFO.bsf FALSE
165
     -- Retrieval info: GEN FILE: TYPE NORMAL romFIFO inst.vhd FALSE
166
      -- Retrieval info: LIB FILE: altera mf
```

```
1
     library ieee;
     use ieee.std logic 1164.all;
     entity contador6Bits is
 4
 5
      port ( clk c6B, ld c6B, clr c6B: in std logic;
 6
               out c6B: out std logic vector(5 downto 0));
 7
     end contador6Bits;
 8
     architecture ckt of contador6Bits is
 9
        component ffjk is
10
            port (clk ,J ,K ,P ,C: in std_logic;
11
                  q: out std_logic);
12
         end component;
13
14
         signal q0_out,q1_out,q2_out,q3_out,q4_out,q5_out, clr_reverso: std logic;
15
         signal resp and: std logic vector(4 downto 0);
16
17
         begin
18
19
            clr reverso <= not clr c6B;</pre>
20
            Q0: ffjk port map(
                  clk => clk_c6B,
21
22
                  J \Rightarrow ld_c6B
                  K \Rightarrow 1d c6B
23
                  P => '1',
24
25
                  C => clr reverso,
26
                  q \Rightarrow q0 \text{ out};
27
28
            resp and (0) <= q0 out and ld c6B;
29
30
            Q1: ffjk port map(
31
                  clk => clk c6B,
32
                  J =  resp_and(0),
33
                  K =  resp and(0),
                  P => '1',
34
35
                  C => clr reverso,
36
                  q \Rightarrow q1 \text{ out};
37
38
            resp and(1) \leq q1 out and resp and(0);
39
40
            Q2: ffjk port map(
41
                 clk => clk c6B,
42
                  J => resp and(1),
43
                  K =  resp and(1),
44
                  P => '1',
45
                  C => clr reverso,
46
                  q \Rightarrow q2 \text{ out};
47
48
            resp_and(2) <= q2_out and resp_and(1);</pre>
49
50
            Q3: ffjk port map(
51
                  clk => clk_c6B
52
                  J \Rightarrow resp_and(2),
53
                  K =  resp and(2),
                  P => '1',
54
55
                  C => clr reverso,
56
                  q \Rightarrow q3 \text{ out};
57
58
            resp_and(3) <= q3_out and resp_and(2);</pre>
59
60
            Q4: ffjk port map(
61
                  clk => clk_c6B
62
                  J =  resp_and(3),
63
                  K =  resp_and(3),
64
                  P => '1',
65
                  C => clr reverso,
66
                  q => q4_out);
```

```
67
68
           resp and(4) \leq q4 out and resp and(3);
69
70
          Q5: ffjk port map(
71
              clk => clk c6B,
72
               J => resp_and(4),
73
               K =  resp_and(4),
74
               P => '1',
75
               C => clr reverso,
76
               q => q5_out);
77
78
         out c6B(0) \le q0 out;
79
         out c6B(1) \le q1 out;
80
         out_c6B(<mark>2</mark>) <= q2_out;
81
         out_c6B(3) <= q3_out;
         out_c6B(4) <= q4_out;
82
83
          out_c6B(5) \le q5_out;
84
85
86
   end ckt ;
```

```
library ieee;
    use ieee.std logic 1164.all;
 3
 4
    ENTITY ffjk IS
 5
   port ( clk ,J ,K ,P ,C : in std logic;
 6
              q : out std_logic );
 7
    END ffjk ;
8
    ARCHITECTURE ckt OF ffjk IS
9
    SIGNAL qS : std_logic;
10
   BEGIN
11
     PROCESS ( clk ,P ,C )
12
     BEGIN
13
        IF P = '0' THEN qS <= '1';
        ELSIF C = '0' THEN qS <= '0';
14
15
        ELSIF clk = '1' AND clk ' EVENT THEN
          IF J = '1' AND K = '1' THEN qS <= NOT qS;
16
          ELSIF J = '1' AND K = '0' THEN qS <= '1';
17
18
         ELSIF J = '0' AND K = '1' THEN qS \leftarrow '0';
19
         END IF;
20
       END IF;
21
     END PROCESS ;
22
   q \ll qS;
23
   END ckt ;
```

```
1
     library ieee;
     use ieee.std logic 1164.all;
 2
 4
     entity bitToBcd13bitsToD7Seg is
 5
     port (SW in: in std_logic_vector(12 downto 0);
 6
             HEX0, HEX1, HEX2, HEX3: out std logic vector(6 downto 0));
 7
     end bitToBcd13bitsToD7Seg;
 8
 9
     architecture ckt of bitToBcd13bitsToD7Seg is
10
     component bitToBcd13bits is
11
        port (bit_in: in std_logic_vector(12 downto 0);
12
               bcd out: out std logic vector(15 downto 0));
13
       end component;
14
       component d7Seg is
15
          port(S in: in std logic vector(3 downto 0);
16
                D out: out std logic vector(6 downto 0));
17
       end component;
18
19
       signal bcd ax out: std logic vector(15 downto 0);
20
       signal hex0 ax out, hex1 ax out, hex2 ax out, hex3 ax out : std logic vector(6 downto 0);
21
22
       begin
23
           BtB: BitToBcd13bits port map(
24
                bit in => SW in,
25
                bcd out => bcd ax out);
26
27
           D7S3: d7Seg port map(
28
                  S in \Rightarrow bcd ax out(15 downto 12),
29
                  D_out => hex3_ax_out);
30
31
           D7S2: d7Seg port map(
32
                  S_in => bcd_ax_out(11 downto 8),
33
                  D out => hex2 ax out);
34
35
           D7S1: d7Seg port map(
36
                  S in \Rightarrow bcd ax out(7 downto 4),
37
                  D out => hex1 ax out);
38
39
           D7S0: d7Seg port map(
40
                  S_in => bcd_ax_out(3 downto 0),
41
                  D out => hex0_ax_out);
42
           HEX0 <= hex0 ax out;</pre>
43
           HEX1 <= hex1 ax out;</pre>
44
           HEX2 <= hex2 ax out;</pre>
45
           HEX3 <= hex3 ax out;
46
     end ckt;
```

```
1
                      library ieee;
                      use ieee.std logic 1164.all;
     2
    4
                      entity d7Seg is
    5
                           port(S in: in std logic vector(3 downto 0);
    6
                                                       D out: out std logic vector(6 downto 0));
   7
                      end d7Seg;
  8
  9
                      architecture display of d7Seg is
10
                            begin
11
                                       D_{out}(0) \le not ((S_{in}(3) \text{ or } S_{in}(1) \text{ or } (S_{in}(2) \text{ and } S_{in}(0)) \text{ or } (S_{in}(2) \text{ nor } S_{in}(0))
                      ))));
12
13
                                        D out(1) \leq not (((not S in(2)) or (S in(1) nor S in(0))) or (S in(1) and S in(0))));
14
15
                                        D \cdot out(2) \le not (((not(S in(3)) and ((S in(1) and S in(0)) or S in(2)))) or (not(S in(2)))
                       ) or S_in(1))));
16
17
                                         D_{out}(3) \le not((S_{in}(3) \text{ or } (S_{in}(1) \text{ and } (S_{in}(2) \text{ nand } S_{in}(0)))) \text{ or } (S_{in}(2) \text{ nor } S_{in}(0))
                      0)) or (S_in(2) and (not S_in(1)) and S_in(0))));
18
19
                                        D_{out}(4) \le not (((S_{in}(1) and (not S_{in}(0))) or (S_{in}(2) nor S_{in}(0))));
20
                                        D out(5) \leq not ((S in(3) or (S in(1) nor S in(0)) or (S in(2) and (S in(1) nand S in(
21
                      0))));
22
23
                                         D \circ ut(6) \le not((S \circ u(3)) \circ u(S \circ u(1)) \circ u(S \circ u(2))) \circ u(S \circ u(2)) \circ u(S \circ u(1)) \circ u(S \circ u(2)) 
                           S in(0))));
24
```

end display;

```
1
     library ieee;
     use ieee.std logic 1164.all;
 2
     entity bitToBcd13bits is
 4
 5
      port (bit in: in std logic vector(12 downto 0);
 6
             bcd out: out std logic vector(15 downto 0));
 7
     end bitToBcd13bits;
8
9
     architecture ckt of bitToBcd13bits is
10
       component ciBitToBcd is
11
         port (BtB_in: in std_logic_vector(3 downto 0);
12
               BtB out: out std logic vector(3 downto 0));
13
       end component;
14
15
       signal ciBtB 01 out, ciBtB 02 out, ciBtB 03 out, ciBtB 04 out, ciBtB 05 out,
     ciBtB 06 out, ciBtB 07 out, ciBtB 08 out, ciBtB 09 out: std logic vector(3 downto 0);
16
       signal ciBtB_10_out, ciBtB_11_out, ciBtB_12_out, ciBtB_13_out, ciBtB_14_out,
     ciBtB_15_out, ciBtB_16_out, ciBtB_17_out, ciBtB_18_out: std_logic_vector(3 downto 0);
17
       signal ciBtB_19_out, ciBtB_20_out, ciBtB_21_out: std_logic_vector(3 downto 0);
18
19
20
          ciBtB01: ciBitToBcd port map(
21
                    BtB in(3) \Rightarrow '0',
22
                    BtB in(2 downto 0) \Rightarrow bit in(12 downto 10),
23
                    BtB out => ciBtB 01 out);
24
25
          ciBtB02: ciBitToBcd port map(
26
                    BtB in(3 downto 1) => ciBtB 01 out(2 downto 0),
27
                    BtB_in(0) => bit_in(9),
28
                    BtB_out => ciBtB_02 out);
29
30
          ciBtB03: ciBitToBcd port map(
31
                    BtB in(3 downto 1) => ciBtB 02 out(2 downto 0),
32
                    BtB in(0) \Rightarrow bit in(8),
33
                    BtB out => ciBtB 03 out);
34
35
          ciBtB04: ciBitToBcd port map(
36
                    BtB in(3) \Rightarrow '0',
                    BtB_in(2) => ciBtB 01 out(3),
37
38
                    BtB_in(1) => ciBtB_02_out(3),
39
                    BtB in(0) \Rightarrow ciBtB 03 out(3),
40
                    BtB out => ciBtB 04 out);
41
42
          ciBtB05: ciBitToBcd port map(
43
                    BtB in(3 downto 1) => ciBtB 03_out(2 downto 0),
                    BtB in(0) \Rightarrow bit_in(7),
44
45
                    BtB_out => ciBtB_05_out);
46
47
          ciBtB06: ciBitToBcd port map(
                    BtB in(3 downto 1) => ciBtB 04_out(2 downto 0),
48
49
                    BtB_in(0) => ciBtB_05_out(3),
50
                    BtB_out => ciBtB_06_out);
51
52
          ciBtB07: ciBitToBcd port map(
53
                    BtB in(3 downto 1) => ciBtB 05 out(2 downto 0),
54
                    BtB in(0) => bit in(6),
55
                    BtB out => ciBtB 07 out);
56
57
          ciBtB08: ciBitToBcd port map(
58
                    BtB in(3 downto 1) => ciBtB 06 out(2 downto 0),
59
                    BtB_in(0) => ciBtB_07_out(3),
60
                    BtB_out => ciBtB_08_out);
61
62
          ciBtB09: ciBitToBcd port map(
63
                    BtB in(3 downto 1) => ciBtB 07 out(2 downto 0),
64
                    BtB in(0) \Rightarrow bit in(5),
```

```
6.5
                     BtB out => ciBtB 09 out);
 66
 67
            ciBtB10: ciBitToBcd port map(
 68
                     BtB in(3) \Rightarrow '0',
 69
                     BtB in(2) \Rightarrow ciBtB 04 out(3),
 70
                     BtB in(1) => ciBtB 06 out(3),
 71
                     BtB in(0) =  ciBtB 08 out(3),
 72
                     BtB_out => ciBtB_10_out);
 73
 74
            ciBtB11: ciBitToBcd port map(
 75
                     BtB_in(3 downto 1) => ciBtB_08_out(2 downto 0),
 76
                     BtB in(0) \Rightarrow ciBtB 09 out(3),
 77
                     BtB out => ciBtB 11 out);
 78
 79
            ciBtB12: ciBitToBcd port map(
 80
                     BtB in(3 downto 1) => ciBtB 09 out(2 downto 0),
                     BtB in(0) => bit_in(4),
 81
                     BtB_out => ciBtB_12_out);
 82
 83
 84
            ciBtB13: ciBitToBcd port map(
 85
                     BtB in(3 downto 1) => ciBtB 10 out(2 downto 0),
 86
                     BtB_in(0) => ciBtB_11_out(3),
 87
                     BtB out => ciBtB 13 out);
 88
 89
            ciBtB14: ciBitToBcd port map(
 90
                     BtB in(3 downto 1) => ciBtB 11 out(2 downto 0),
 91
                     BtB in(0) \Rightarrow ciBtB 12 out(3),
 92
                     BtB out => ciBtB 14 out);
 93
 94
            ciBtB15: ciBitToBcd port map(
 95
                     BtB in(3 downto 1) => ciBtB 12 out(2 downto 0),
 96
                     BtB_{in}(0) => bit_{in}(3),
 97
                     BtB out => ciBtB 15 out);
 98
 99
            ciBtB16: ciBitToBcd port map(
100
                     BtB in(3 downto 1) => ciBtB 13 out(2 downto 0),
                     BtB in(0) \Rightarrow ciBtB 14 out(3),
101
102
                     BtB out => ciBtB 16 out);
103
104
            ciBtB17: ciBitToBcd port map(
105
                     BtB in(3 downto 1) => ciBtB 14 out(2 downto 0),
106
                     BtB in(0) \Rightarrow ciBtB 15 out(3),
107
                     BtB out => ciBtB 17 out);
108
109
            ciBtB18: ciBitToBcd port map(
110
                     BtB in(3 downto 1) => ciBtB 15 out(2 downto 0),
111
                     BtB_{in}(0) => bit_{in}(2),
112
                     BtB_out => ciBtB_18_out);
113
114
            ciBtB19: ciBitToBcd port map(
115
                     BtB_in(3 downto 1) => ciBtB_16_out(2 downto 0),
                     BtB_in(0) => ciBtB_17_out(3),
116
117
                     BtB_out => ciBtB_19_out);
118
119
            ciBtB20: ciBitToBcd port map(
120
                     BtB_in(3 downto 1) => ciBtB_17_out(2 downto 0),
121
                     BtB in(0) => ciBtB 18 out(3),
122
                     BtB out => ciBtB 20 out);
123
124
            ciBtB21: ciBitToBcd port map(
125
                     BtB_in(3 downto 1) => ciBtB_18_out(2 downto 0),
126
                     BtB_{in}(0) => bit_{in}(1),
127
                     BtB_out => ciBtB_21_out);
128
129
            bcd out(15) <= ciBtB 10 out(3);
130
            bcd out(\frac{14}{}) <= ciBtB 13 out(\frac{3}{});
```

```
131 bcd_out(13) <= ciBtB_16_out(3);
132 bcd_out(12 downto 9) <= ciBtB_19_out;
133 bcd_out(8 downto 5) <= ciBtB_20_out;
134 bcd_out(4 downto 1) <= ciBtB_21_out;
135 bcd_out(0) <= bit_in(0);
136
137 end ckt;
```

```
1
                    library ieee;
                    use ieee.std logic 1164.all;
                   entity ciBitToBcd is
    4
    5
                    port (BtB in: in bit vector(3 downto 0);
    6
                                                     BtB out: out bit vector(3 downto 0));
    7
                    end ciBitToBcd;
  8
  9
                     architecture ckt of ciBitToBcd is
10
                   begin
11
                       BtB_out(3) \le (BtB_in(3) \text{ or } (BtB_in(2) \text{ and } (BtB_in(1) \text{ or } BtB_in(0))));
12
                         BtB out(2) <= ((BtB in(2) and (not BtB in(1)) and (not BtB in(0))) or (BtB in(3) and
13
                       BtB_out(1) \le ((BtB_in(3) and (not BtB_in(0))) or (BtB_in(1) and ((not BtB_in(2)) or (BtB_in(1))) or (BtB_in(1)) and ((not BtB_in(2))) or (BtB_in(1)) and ((not BtB_in(2))) or (BtB_in(1)) and ((not BtB_in(2))) or ((not 
                     BtB in(0)));
                       BtB out(0) <= (((not BtB in(3)) and (not BtB in(2)) and BtB in(0)) or ((not BtB in(0))
14
                     and (BtB_in(3) or (BtB_in(2) and BtB_in(1))));
15
                     end ckt;
16
```

```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
 4
     entity fifo is
 5
        port (CLK fifo, WR, RD, reset: in std logic;
 6
              W data: in std logic vector(12 downto 0);
 7
              em, fu: out std logic;
8
              R data: out std logic vector(12 downto 0);
9
              Estados_maquina: out std_logic_vector(2 downto 0));
10
     end fifo;
11
12
     architecture ckt of fifo is
13
14
        component blocoDeControleFIFO is
15
           port (clk ff, rst ff, rd ff, wr ff: in std logic;
                 equal cont wd e rd, equal cont wd 1 e rd, equal cont wd e rd 1: in std logic;
16
                 led_vazio_ff, led_cheio_ff,load_wr,load rd,clr ff: out std logic;
17
18
                 saida mv fifo: out std logic vector(2 downto 0));
19
        end component;
20
21
        component datapathFIFO is
22
          port (wr_data_dp: in std_logic_vector(12 downto 0);
23
                ld wr dp, ld rd dp, clr fifo dp, clk fifo dp: in std logic;
24
                eq comp wr rd, eq comp wr1 rd, eq comp wr rd1: out std logic;
25
                rd_data_dp: out std_logic_vector(12 downto 0));
26
        end component;
27
28
29
        signal leitura_banco_registradores std_logic_vector(12 downto 0);
30
        signal l_vazio, l_cheio, saida_load_wr, saida_load_rd, clr_dt : std_logic;
31
        signal saida_eq_cont_wr_rd, saida_eq_cont_wrl_rd, saida_eq_cont_wr_rdl: std_logic;
32
        signal saida_fifo: std_logic_vector(2 downto 0);
33
34
        begin
35
           BlocodeControle: blocoDeControleFIFO port map(
36
              clk ff => CLK fifo,
37
              rst ff => reset,
38
              rd ff \Rightarrow RD,
39
              wr ff => WR,
40
              equal_cont_wd_e_rd => saida_eq_cont_wr_rd,
41
              equal_cont_wd_1_e_rd => saida_eq_cont_wr1_rd,
              equal cont_wd_e_rd_1 => saida_eq_cont_wr_rd1,
42
43
              led vazio ff => l vazio,
44
              led cheio ff => 1 cheio,
45
              load wr => saida load wr,
46
              load rd => saida load rd,
47
              clr ff => clr_dt,
48
              saida_mv_fifo => saida_fifo);
49
50
           Datapath: datapathFIFO port map(
51
              clk_fifo_dp => CLK_fifo,
52
              wr_data_dp => W_data,
53
              ld_wr_dp => saida_load_wr,
54
              ld_rd_dp => saida_load_rd,
55
              clr fifo dp => clr dt,
56
              eq comp wr rd => saida eq cont wr rd,
57
              eq comp wr1 rd => saida eq cont wr1 rd,
58
              eq_comp_wr_rd1 => saida_eq_cont_wr_rd1,
59
              rd_data_dp => leitura_banco_registradores);
60
61
62
63
           R_data <= leitura_banco_registradores</pre>
64
           em <= 1 vazio;
65
           fu <= 1 cheio;
66
           Estados_maquina <= saida_fifo;</pre>
```

67 68 end ckt ;

```
library ieee;
 1
     use ieee.std logic 1164 .all;
 2
     entity blocoDeControleFIFO is
 4
 5
        port (clk ff , rst ff, rd ff, wr ff: in std logic;
 6
               equal cont wd e rd, equal cont wd 1 e rd, equal cont wd e rd 1: in std logic;
 7
               led vazio ff, led cheio ff, load wr, load rd, clr ff: out std logic;
 8
               saida mv fifo: out std logic vector(2 downto 0));
 9
     end blocoDeControleFIFO;
10
11
     architecture ckt of blocoDeControleFIFO is
12
        type st is (start, p leitura, escrita, p escrita, leitura);
13
        signal estado : st;
14
        signal p l,p e: std logic;
15
        begin
16
            process (clk ff , rst ff)
17
            begin
18
               if rst_ff = '1' then
19
                  estado <= start ;</pre>
20
               elsif (clk ff'event and clk ff ='1') then
21
                  case estado is
22
                      when start =>
23
                         estado <= p leitura;
24
                      when p leitura =>
25
                         if (equal cont wd e rd='0') and (rd ff ='1') and (wr ff ='0') then
     estado <= leitura;
26
                         elsif (wr ff='1') then estado <= escrita;</pre>
27
                         else estado <= p leitura;</pre>
28
                         end if;
29
                      when escrita =>
30
                         if equal cont wd 1 e rd='1' then estado <= p escrita;
31
                         elsif (wr ff='1') and (rd ff='0') then estado <= escrita;</pre>
32
                         else estado <= p escrita;</pre>
33
                         end if;
34
                      when p escrita =>
35
                         if (equal cont wd e r \neq 0) and (wr ff = 1) and (rd ff=0) then estado
      <= escrita;
36
                         elsif (rd ff='1') then estado <= leitura;</pre>
37
                         else estado <= p_escrita;</pre>
38
                         end if;
                      when leitura =>
39
40
                         if equal cont wd e rd 1='1' then estado <= p leitura;</pre>
41
                         elsif (wr ff='0') and (rd ff='1') then estado <= leitura;</pre>
42
                         else estado <= p leitura;</pre>
43
                         end if;
44
                  end case ;
45
               end if;
46
           end process;
            clr ff <= '1' when estado = start else '0';</pre>
47
48
           load wr <= '1' when estado = escrita else '0';</pre>
           load rd <= '1' when estado = leitura else '0';</pre>
49
           p e <= '1' when estado = p_escrita else '0';</pre>
50
51
           p_l <= '1' when estado = p_leitura else '0';</pre>
52
53
            led vazio ff <= p l and equal cont wd e rd;</pre>
54
           led cheio ff <= p e and equal cont wd e rd;</pre>
55
56
            with estado select
57
               saida mv fifo <= "000" when start ,</pre>
58
               "001" when p_leitura,
               "010" when escrita,
59
60
               "011" when p_escrita,
61
               "100" when leitura;
62
     end ckt ;
```

```
library ieee ;
     use ieee.std logic 1164.all;
     entity datapathFIFO is
 4
 5
      port (wr data dp: in std logic vector(12 downto 0);
 6
             ld wr dp, ld rd dp, clr fifo dp, clk fifo dp: in std logic;
 7
             eq_comp_wr_rd, eq_comp_wr1_rd, eq_comp_wr_rd1: out std_logic;
8
             rd_data_dp: out std_logic_vector(12 downto 0));
9
     end datapathFIFO;
10
11
    architecture ckt of datapathFIFO is
12
        component bancoDeRegistrador16X13 is
13
          port (wr data: in std logic vector(12 downto 0);
14
                cont wr, cont rd: in std logic vector(3 downto 0);
                clk_br, ld_wr, ld_rd, clr_reg: in std_logic;
15
16
                rd data: out std logic vector(12 downto 0));
17
        end component;
18
19
        component Comparador 4Bits is
20
         port (eA, eB: in std logic vector(3 downto 0);
21
                gt,lt,eq: in std_logic;
22
                AeqB, AltB, AgtB: out std_logic);
23
        end component;
24
25
        component contador4Bits is
26
         port (clk c4B, ld c4B, clr c4B: in std logic;
27
                 out c4B: out std logic vector(3 downto 0));
28
        end component;
29
30
        component SUM 4Bits is
31
          port (A4_in, B4_in: in std_logic_vector(3 downto 0);
32
                C4_in: in std_logic;
33
                S4 out: out std logic vector(3 downto 0);
34
                C4 out: out std_logic);
35
        end component;
36
37
        signal saida cont wr, saida cont rd: std logic vector(3 downto 0);
38
        signal saida sum wr, saida sum rd: std logic vector(3 downto 0);
39
        signal saida_bancoRegistradores: std_logic_vector(12 downto 0);
40
        signal clr_reverso_reg: std_logic;
41
        signal lixo: std_logic_vector(1 downto 0);
42
        signal saida eq comparador wd com rd saida ld comparador wd com rd
     saida gt comparador wd com rd std logic;
        signal saida eq comparador wdl com rd saida ld comparador wdl com rd
43
     saida gt comparador wd1 com rd std logic;
44
        signal saida_eq_comparador_wd_com_rd1, saida_ld_comparador_wd_com_rd1,
     saida_gt_comparador_wd_com_rd1: std_logic;
45
46
        begin
47
48
           clr_reverso_reg <= not clr_fifo_dp;</pre>
49
50
           BancoDeRegistradores: bancoDeRegistrador16X13 port map(
51
              wr_data => wr_data_dp,
52
              cont wr => saida cont wr,
53
              cont rd => saida cont rd,
              clk br => clk_fifo_dp,
54
55
              ld_wr => ld_wr_dp,
56
              ld rd => ld rd dp,
57
              clr_reg => clr_reverso_reg,
58
              rd_data => saida_bancoRegistradores);
59
60
           Contador WR: contador4Bits port map(
61
              clk c4B => clk fifo dp,
              ld c4B \Rightarrow ld_wr_dp,
62
63
              clr c4B => clr fifo dp,
```

```
64
               out c4B => saida cont wr);
 65
 66
            Contador RD: contador4Bits port map(
 67
               clk c4B => clk fifo dp,
 68
               1d c4B \Rightarrow 1d rd dp
 69
               clr c4B \Rightarrow clr fifo dp,
 70
               out_c4B => saida_cont_rd);
 71
 72
            comparador wr com rd: Comparador 4Bits port map(
 73
               eA => saida_cont_wr,
 74
               eB => saida_cont_rd,
 75
               gt => '0',
 76
               lt => '0',
 77
               eq => '1',
 78
               AeqB => saida eq comparador wd com rd
 79
               AltB => saida ld comparador wd com rd
 80
               AgtB => saida gt comparador wd com rd;
 81
 82
            comparador wr1 com rd: Comparador 4Bits port map(
 83
               eA => saida sum wr,
               eB => saida cont_rd,
 84
 85
               gt => '0',
               lt => '0',
 86
               eq => '1',
 87
 88
               AeqB => saida_eq_comparador_wd1_com_rd,
 89
               AltB => saida ld comparador wd1 com rd
 90
               AgtB => saida gt comparador wd1 com rd;
 91
 92
            comparador_wr_com_rd1: Comparador_4Bits port map(
 93
               eA => saida cont wr,
 94
               eB => saida sum rd,
 95
               gt => '0',
 96
               lt => '0',
 97
               eq => '1',
 98
               AeqB => saida eq comparador wd com rd1,
 99
               AltB => saida ld comparador wd com rd1,
100
               AgtB => saida_gt_comparador_wd_com_rd1);
101
102
            somador wr1: SUM 4Bits port map(
103
               A4_in => saida_cont_wr,
104
               B4 in => "0001",
105
               C4 in => '0',
106
               S4 out => saida sum wr,
               C4 out \Rightarrow lixo(0));
107
108
109
            somador rd1: SUM 4Bits port map(
110
               A4_in => saida_cont_rd,
               B4 in => "0001",
111
112
               C4 in => '0',
113
               S4 out => saida_sum_rd,
114
               C4_out => lixo(1));
115
116
117
            rd data dp <= saida bancoRegistradores;
118
            eq comp wr rd <= saida eq comparador wd com rd
119
            eq comp wr1 rd <= saida eq comparador wd1 com rd
            eq_comp_wr_rd1 <= saida_eq_comparador_wd_com rd1;</pre>
120
121
122
      end ckt;
```

```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
 4
     entity bancoDeRegistrador16X13 is
 5
       port (wr data: in std logic vector(12 downto 0);
 6
             cont wr, cont rd: in std logic vector(3 downto 0);
 7
             clk_br, ld_wr, ld_rd, clr_reg: in std_logic;
             rd data: out std_logic_vector(12 downto 0));
8
9
     end bancoDeRegistrador16X13;
10
11
     architecture ckt of bancoDeRegistrador16X13 is
12
        component MUX16 1 13Bits is
13
           port (I15 16, I14 16, I13 16, I12 16, I11 16, I10 16, I9 16, I8 16, I7 16:
     std logic vector(12 downto 0);
14
                 I6_16, I5_16, I4_16, I3_16, I2_16, I1_16, I0_16: std_logic_vector(12 downto 0);
                 S 16: in std_logic_vector(3 downto 0);
15
16
                 ld mux 16: in std logic;
17
                 d_16: out std_logic_vector(12 downto 0));
18
        end component;
19
20
        component decodificador1X16 is
21
           port (ld_dec: in std_logic;
22
                 i in: in std logic vector(3 downto 0);
23
                 d out: out std logic vector(15 downto 0));
24
        end component;
25
26
        component reg13Bits is
           port (clk, preSet, clr, load: in std logic;
27
                 d: in std_logic_vector(12 downto 0);
28
29
                 q: out std_logic_vector(12 downto 0));
30
        end component;
31
32
33
        signal saida reg 00, saida reg 01, saida reg 02, saida reg 03, saida reg 04,
     saida reg 05, saida reg 06, saida reg 07: std logic vector(12 downto 0);
34
        signal saida_reg_08, saida_reg_09, saida_reg_10, saida_reg_11, saida_reg_12,
     saida_reg_13, saida_reg_14, saida_reg_15, saida_mux: std_logic_vector(12 downto 0);
35
        signal saida_decod: std_logic_vector(15 downto 0);
36
37
        begin
38
           Dec wr: decodificador1X16 port map(
39
              ld dec => ld wr,
40
              i in => cont wr,
41
              d out => saida decod);
42
43
           Reg00: reg13Bits port map(
44
              clk => clk br,
45
              preSet => '1',
46
              clr => clr reg,
47
              load => saida decod(0),
48
              d => wr_data,
49
              q => saida_reg_00);
50
           Reg01: reg13Bits port map(
51
52
              clk => clk br,
53
              preSet => '1',
54
              clr => clr req,
55
              load => saida decod(1),
56
              d => wr data,
57
              q => saida_reg_01);
58
           Reg02: reg13Bits port map(
59
60
              clk => clk br,
61
              preSet => '1',
              clr => clr_reg,
62
63
              load => saida decod(2),
```

```
64
                d => wr data,
 65
                q \Rightarrow saida reg 02);
 66
 67
             Reg03: reg13Bits port map(
 68
               clk => clk br,
 69
                preSet => '1',
 70
               clr => clr_reg,
 71
                load => saida_decod(3),
 72
               d => wr data,
 73
               q => saida reg 03);
 74
 75
            Reg04: reg13Bits port map(
 76
               clk => clk br,
                preSet => '1',
 77
 78
               clr => clr reg,
 79
               load => saida decod(4),
               d => wr data,
 80
 81
                q \Rightarrow saida reg 04);
 82
 83
            Reg05: reg13Bits port map(
               clk => clk br,
 84
 85
                preSet => '1',
               clr => clr reg,
 86
 87
                load => saida decod(5),
 88
               d => wr data,
 89
                q \Rightarrow saida reg 05);
 90
 91
             Reg06: reg13Bits port map(
               clk => clk_br,
 92
 93
               preSet => '1',
 94
               clr => clr reg,
               load => saida decod(6),
 95
 96
               d => wr data,
 97
               q => saida reg 06);
 98
 99
            Reg07: reg13Bits port map(
100
               clk => clk br,
                preSet => '1',
101
102
               clr => clr reg,
103
               load => saida_decod(7),
104
               d => wr_data,
105
               q \Rightarrow saida reg 07);
106
107
            Reg08: reg13Bits port map(
108
               clk => clk br,
109
                preSet => '1',
110
               clr => clr_reg,
               load => saida_decod(8),
111
112
                d => wr data,
113
                q \Rightarrow saida_reg_08);
114
115
            Reg09: reg13Bits port map(
116
               clk => clk_br,
117
                preSet => '1',
118
               clr => clr reg,
119
               load => saida decod(9),
120
               d => wr data,
121
                q => saida_reg_09);
122
123
            Reg10: reg13Bits port map(
               clk => clk_br,
124
125
               preSet => '1',
126
               clr => clr_reg,
127
               load => saida decod(10),
128
               d => wr data,
129
                q => saida_reg_10);
```

```
131
            Reg11: reg13Bits port map(
132
               clk => clk br,
133
               preSet => '1',
               clr => clr_reg,
134
135
               load => saida decod(11),
136
               d => wr data,
137
               q \Rightarrow saida reg 11);
138
139
           Reg12: reg13Bits port map(
140
              clk => clk_br,
141
               preSet => '1',
142
               clr => clr req,
143
               load \Rightarrow saida decod(12),
144
               d => wr data,
145
               q \Rightarrow saida_reg_12);
146
147
            Reg13: reg13Bits port map(
148
               clk => clk br,
149
               preSet => '1',
150
               clr => clr reg,
151
               load => saida_decod(13),
152
               d => wr data,
153
               q \Rightarrow saida reg 13);
154
155
            Reg14: reg13Bits port map(
156
              clk => clk br,
157
              preSet => '1',
158
               clr => clr reg,
159
               load => saida decod(14),
160
               d => wr data,
161
               q \Rightarrow saida reg 14);
162
163
            Reg15: reg13Bits port map(
164
              clk => clk br,
165
               preSet => '1',
166
               clr => clr reg,
167
               load => saida decod(15),
168
               d => wr data,
169
               q \Rightarrow saida reg 15);
170
           MUX rd: mux16 1 13Bits port map(
171
172
               I15 16 => saida reg 15,
173
               I14 16 => saida reg 14,
              I13 16 => saida_reg_13,
174
175
               I12 16 => saida reg 12,
               I11_16 => saida_reg_11,
176
177
               I10 16 => saida reg 10,
178
               I9 16 => saida reg 09,
179
               I8 16 => saida reg 08,
180
               I7_16 => saida_reg_07,
               I6_16 => saida_reg_06,
181
               I5 16 => saida_reg_05,
182
183
               I4_16 => saida_reg_04,
184
               I3 16 => saida reg 03,
185
              I2 16 \Rightarrow \text{saida reg } 02,
186
              I1 16 => saida reg 01,
187
               I0_16 \Rightarrow saida_reg_00,
               S 16 \Rightarrow cont rd
188
189
               ld mux 16 => ld rd,
190
               d_16 => saida_mux);
191
192
            rd_data <= saida_mux;</pre>
193 end ckt;
```

end ckt;

```
1
     library ieee ;
     use ieee.std logic 1164.all;
 2
 3
     entity decodificador1X16 is
 4
 5
       port (ld dec: in std logic;
 6
               i in: in std logic vector(3 downto 0);
 7
               d out: out std logic vector(15 downto 0));
 8
     end decodificador1X16;
 9
10
     architecture ckt of decodificador1X16 is
11
       begin
          d \cdot out(0) \le (not \cdot (i \cdot in(3)))  and (not \cdot (i \cdot in(1)))  and (not \cdot (i \cdot in(1)))  and (not \cdot (i \cdot in(0))) 
12
     and 1d dec;
          d_{out}(1) \le (not (i_in(3)))  and (not (i_in(2)))  and (not (i_in(1)))  and
13
                                                                                                  (i in(0))
     and ld dec;
          d out(2) \le (not (i in(3))) and (not(i in(2))) and
                                                                           (i in(1)) and (not(i in(0)))
14
     and 1d dec;
          d \text{ out}(3) \le (\text{not } (i \text{ in}(3))) \text{ and } (\text{not}(i \text{ in}(2))) \text{ and}
                                                                            (i in(1)) and
15
                                                                                                  (i in(0))
     and ld dec;
16
          d \operatorname{out}(4) \le (\operatorname{not}(i \operatorname{in}(3))) and
                                                    (i_in(2)) and
                                                                      (not (i_in(1))) and (not(i_in(0)))
     and ld dec;
17
          d_{out}(5) \le (not (i_in(3))) and
                                                    (i_in(2)) and
                                                                      (not (i_in(1))) and
                                                                                                  (i in(0))
     and 1d dec;
                                                                            (i in(1)) and
                                                    (i in(2)) and
18
          d out(6) \le (not (i in(3))) and
                                                                                             (not(i in(0)))
     and 1d dec;
19
          d \operatorname{out}(7) \le (\operatorname{not} (i \operatorname{in}(3))) \text{ and}
                                                    (i in(2)) and
                                                                            (i in(1)) and
                                                                                                  (i in(0))
     and ld dec;
                              (i in(3)) and (not(i in(2))) and
20
          d out(8) <=
                                                                      (not (i in(1))) and (not(i in(0)))
     and ld dec;
                              (i_in(3)) and (not(i_in(2))) and
                                                                      (not (i in(1))) and
                                                                                                  (i in(0))
21
          d out(9) <=
     and 1d dec;
22
                              (i in(3)) and (not(i in(2))) and
                                                                            (i in(1)) and (not(i in(0)))
          d out(10) <=
     and ld dec;
23
                              (i in(3)) and (not(i in(2))) and
                                                                            (i in(1)) and
          d out(11) <=
                                                                                                  (i in(0))
     and 1d dec;
                              (i in(3)) and
                                                   (i in(2)) and
                                                                      (not (i in(1))) and (not(i in(0)))
24
          d out(12) <=
     and ld dec;
25
                              (i in(3)) and
                                                   (i in(2)) and
                                                                      (not (i in(1))) and
                                                                                                  (i in(0))
          d out(13) <=
     and ld dec;
26
          d out(14) <=
                              (i in(3)) and
                                                   (i in(2)) and
                                                                           (i in(1)) and (not(i in(0)))
     and ld dec;
27
                              (i in(3)) and
                                                   (i in(2)) and
                                                                           (i in(1)) and
                                                                                                 (i in(0))
          d out(15) <=
     and ld dec;
```

```
library ieee ;
    use ieee.std logic 1164.all;
 3
 4
   entity reg13Bits is
 5
     port (clk,preSet,clr,load: in std logic;
 6
       d: in std_logic_vector(12 downto 0);
 7
       q : out std_logic_vector(12 downto 0));
 8
    end reg13Bits;
 9
    architecture ckt of reg13Bits is
10
11
        signal qs: std_logic_vector(12 downto 0);
12
13
       begin
14
          process (clk ,preSet,clr)
15
          begin
16
              if preSet = '0' then qs <= "1111111111111";</pre>
              elsif clr = '0' then qs <= "0000000000000";</pre>
17
18
             elsif clk ='1' and clk ' event then
19
                 if load = '1' then
20
                   qs <= d;
21
                 end if;
22
             end if;
23
          end process;
24
          q <= qs;
25 end ckt;
```

```
library ieee ;
     use ieee.std logic 1164.all;
 2
 3
 4
     entity MUX16 1 13Bits is
 5
       port (I15 16, I14 16, I13 16, I12 16, I11 16, I10 16, I9 16, I8 16, I7 16:
     std logic vector(12 downto 0);
 6
              I6_16, I5_16, I4_16, I3_16, I2_16, I1_16, I0_16: std_logic_vector(12 downto 0);
 7
              S_16: in std_logic_vector(3 downto 0);
8
              ld mux 16: in std logic;
9
              d_16: out std_logic_vector(12 downto 0));
10
     end MUX16_1_13Bits;
11
12
     Architecture ckt of MUX16 1 13Bits is
13
       component MUX2 1 13Bits is
14
         port (I 1, I 0: in std logic vector(12 downto 0);
15
                S,ld mux: in std logic;
                d: out std_logic vector(12 downto 0));
16
17
       end component;
18
19
       signal saida i0i1, saida i2i3, saida i4i5, saida i6i7, saida i8i9, saida i10i11,
     saida i12i13, saida i14i15 : std logic vector(12 downto 0);
20
       signal saida_S0102, saida_S0304, saida_S0506, saida_S0708 : std_logic_vector(12 downto 0
21
       signal saida SS0102, saida SS0304, saida final : std logic vector(12 downto 0);
22
23
       begin
24
           muxI0I1: MUX2 1 13Bits port map(
25
                     I 1 => I1 16,
26
                     I 0 => I0 16,
27
                     S => S 16(0),
28
                     1d mux => 1d mux 16,
29
                     d => saida i0i1);
30
31
           muxI2I3: MUX2 1 13Bits port map(
32
                     I 1 => I3 16,
33
                     I 0 => I2 16,
34
                     S => S 16(0),
35
                     1d mux => 1d mux 16,
36
                     d => saida i2i3);
37
38
           muxI4I5: MUX2 1 13Bits port map(
39
                     I 1 => I5 16,
                     I 0 => I4 16,
40
41
                     S => S 16(0),
42
                     1d mux => 1d mux 16,
43
                     d \Rightarrow saida i4i5);
44
45
           muxI6I7: MUX2_1_13Bits port map(
46
                     I 1 \Rightarrow I7 16,
47
                     I 0 => 16 16,
48
                     S => S_16(0),
49
                     1d mux => 1d mux 16,
50
                     d \Rightarrow saida i6i7);
51
52
           mux1819: MUX2 1 13Bits port map(
53
                     I 1 => I9 16,
54
                     I 0 => 18 16,
55
                     S => S 16(0),
56
                     ld mux => ld mux 16,
57
                     d => saida i8i9);
58
59
           muxI10I11: MUX2_1_13Bits port map(
60
                     I 1 \Rightarrow I11 16,
61
                     I 0 \Rightarrow I10 16,
62
                     S => S 16(0),
63
                     1d mux => 1d mux 16,
```

```
64
                        d => saida i10i11);
 65
 66
             muxI12I13: MUX2 1 13Bits port map(
 67
                        I 1 \Rightarrow I13 16,
 68
                        I 0 \Rightarrow I12 16,
 69
                        S => S 16(0),
 70
                        ld mux => ld mux 16,
 71
                        d => saida i12i13);
 72
 73
             muxI14I15: MUX2_1_13Bits port map(
 74
                       I_1 => I15_16,
 75
                        I_0 => I14 16,
 76
                        S => S 16(0),
 77
                        1d \text{ mux} \Rightarrow 1d \text{ mux } 16,
 78
                        d => saida i14i15);
 79
 80
             muxSaida0102: MUX2 1 13Bits port map(
 81
                        I_1 => saida_i2i3,
 82
                        I 0 => saida i0i1,
 83
                        S => S 16(1),
 84
                        ld mux => ld mux 16,
 85
                        d => saida_S0102);
 86
 87
             muxSaida0304: MUX2 1 13Bits port map(
 88
                        I 1 \Rightarrow saida i6i7,
 89
                        I 0 \Rightarrow saida i4i5,
 90
                        S => S 16(1),
 91
                        1d mux => 1d mux 16,
 92
                        d \Rightarrow saida S0304);
 93
 94
             muxSaida0506: MUX2 1 13Bits port map(
 95
                        I_1 => saida_i10i11,
 96
                        I 0 \Rightarrow saida i8i9,
 97
                        S => S 16(1),
 98
                        1d mux => 1d mux 16,
 99
                        d \Rightarrow saida S0506);
100
             muxSaida0708: MUX2 1 13Bits port map(
101
                       I_1 => saida i14i15,
102
103
                        I_0 => saida_i12i13,
104
                        S => S_16(1),
105
                        1d mux => 1d mux 16,
106
                        d \Rightarrow saida S0708);
107
             muxSSaida0102: MUX2 1 13Bits port map(
108
109
                        I 1 => saida S0304,
110
                        I_0 => saida_S0102,
111
                        S => S_16(2),
112
                        1d mux => 1d mux 16,
113
                        d => saida_SS0102);
114
             muxSSaida0304: MUX2_1_13Bits port map(
115
116
                        I_1 => saida_S0708,
                        I_0 => saida_S0506,
117
118
                        S => S 16(2),
119
                        1d mux => 1d mux 16,
120
                        d \Rightarrow saida SS0304);
121
             muxFinal: MUX2_1_13Bits port map(
                        I_1 => saida_SS0304,
122
                        I 0 => saida SS0102,
123
                        S => S_16(3),
124
125
                        ld_mux => ld_mux_16,
126
                        d => saida_final);
127
128
             d 16 <= saida final;
129
```

Date: March 17, 2020 Project: projeto02 130 end ckt;

Page 3 of 3

Revision: projeto02

```
library ieee ;
      use ieee.std logic 1164.all;
 3
      entity MUX2 1 13Bits is
 4
 5
        port (I 1,I 0: std logic vector(12 downto 0);
 6
               S, ld mux: in std logic;
 7
               d: out std logic vector(12 downto 0));
 8
      end MUX2 1 13Bits;
9
10
      Architecture ckt of MUX2 1 13Bits is
11
12
     Begin
13
        d(0) \le (((not S) and I 0(0)) or (S and I 1(0)))) and ld mux;
14
        d(1) \le (((not S) and I 0(1)) or (S and I 1(1)))) and ld mux;
        d(2) \le (((not S) and I 0(2)) or (S and I 1(2)))) and ld mux;
15
        d(3) \le (((not S) and I_0(3)) or (S and I_1(3)))) and ld_mux; d(4) <= ((((not S) and I_0(4)) or (S and I_1(4)))) and ld_mux;
16
17
18
        d(5) \le (((not S) and I_0(5)) or (S and I_1(5)))) and ld_mux;
19
        d(6) \le (((not S) and I_0(6)) or (S and I_1(6)))) and ld_mux;
20
        d(7) \le (((not S) and I 0(7)) or (S and I 1(7)))) and d(7) \le (((not S) and I 0(7)))
21
        d(8) \le (((not S) and I_0(8)) or (S and I_1(8)))) and ld_mux;
22
        d(9) \le (((not S) and I_0(9)) or (S and I_1(9)))) and ld_mux;
        d(10) \le (((not S) and I_0(10)) or (S and I_1(10)))) and ld_mux; d(11) <= ((((not S) and I_0(11)) or (S and I_1(11)))) and ld_mux;
23
24
25
        d(12) \le (((not S) and I_0(12)) or (S and I_1(12)))) and Id_mux;
26
27
      end ckt;
```

```
1
     library ieee;
     use ieee.std logic 1164.all;
 4
     entity contador4Bits is
 5
     port (clk c4B,ld c4B,clr c4B: in std logic;
 6
               out c4B: out std logic vector(3 downto 0));
 7
     end contador4Bits;
 8
     architecture ckt of contador4Bits is
 9
        component ffjk is
10
            port (clk ,J ,K ,P ,C: in std_logic;
11
                  q: out std_logic);
12
        end component;
13
14
        signal q0 out,q1 out,q2 out,q3 out, clr reverso: std logic;
15
        signal resp and: std logic vector(2 downto 0);
16
17
        begin
18
19
            clr reverso <= not clr c4B;</pre>
20
            Q0: ffjk port map(
                 clk => clk_c4B,
21
22
                 J \Rightarrow ld_c4B
                 K => 1d c4B
23
                 P => '1',
24
25
                 C => clr_reverso,
26
                 q \Rightarrow q0 \text{ out};
27
28
            resp and (0) <= q0 out and ld c4B;
29
30
            Q1: ffjk port map(
31
                 clk => clk c4B,
32
                 J => resp_and(0),
33
                 K =  resp and(0),
                 P => '1',
34
35
                 C => clr reverso,
36
                 q => q1_out);
37
38
            resp and(1) \leq q1 out and resp and(0);
39
40
            Q2: ffjk port map(
41
                 clk => clk_c4B
42
                 J => resp and(1),
43
                 K =  resp and(1),
44
                 P => '1',
45
                 C => clr reverso,
46
                 q \Rightarrow q2 \text{ out};
47
48
            resp_and(2) <= q2_out and resp_and(1);</pre>
49
50
            Q3: ffjk port map(
51
                 clk => clk_c4B,
52
                 J \Rightarrow resp_and(2),
53
                 K =  resp and(2),
                 P => '1',
54
55
                 C => clr reverso,
56
                 q \Rightarrow q3 \text{ out};
57
58
            out c4B(0) \le q0 out;
59
            out c4B(1) \le q1 out;
            out_c4B(2) \le q2_out;
60
61
            out_c4B(3) \le q3_out;
62
63
     end ckt ;
```

```
library ieee;
    use ieee.std logic 1164.all;
 3
 4
    ENTITY ffjk IS
 5
   port ( clk ,J ,K ,P ,C : in std logic;
 6
              q : out std_logic );
 7
    END ffjk ;
8
    ARCHITECTURE ckt OF ffjk IS
9
    SIGNAL qS : std_logic;
10
   BEGIN
11
     PROCESS ( clk ,P ,C )
12
     BEGIN
13
        IF P = '0' THEN qS <= '1';
        ELSIF C = '0' THEN qS <= '0';
14
15
        ELSIF clk = '1' AND clk ' EVENT THEN
          IF J = '1' AND K = '1' THEN qS <= NOT qS;
16
          ELSIF J = '1' AND K = '0' THEN qS <= '1';
17
18
         ELSIF J = '0' AND K = '1' THEN qS \leftarrow '0';
19
         END IF;
20
       END IF;
21
     END PROCESS ;
22
   q \ll qS;
23
   END ckt ;
```

```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
 4
     entity Comparador 4Bits is
 5
     port (eA, eB: in std logic vector(3 downto 0);
 6
             gt, lt, eq: in std logic;
 7
              AeqB, AltB, AgtB: out std logic);
     end Comparador_4Bits;
 8
 9
10
     architecture ckt of Comparador 4Bits is
11
12
      component Comparador is
13
        port (in gt, in eq, in lt,a,b: in std logic;
14
                out eq, out lt, out gt: out std logic);
15
        end component;
16
17
       signal saida gt,saida lt,saida eq:std logic vector(3 downto 0);
18
       begin
19
       Comp1:Comparador port map(
20
             in gt => gt,
21
             in lt \Rightarrow lt,
22
             in_eq => eq
23
             a => eA(3),
24
             b => eB(3),
25
             out_eq => saida_eq(3),
26
             out gt => saida gt(3),
27
             out lt => saida lt(3));
28
       Comp2:Comparador port map(
29
30
              in_gt => saida_gt(3),
31
              in_lt => saida_lt(3),
32
             in_eq => saida_eq(3),
33
             a => eA(2),
34
             b => eB(2),
35
             out eq => saida eq(2),
36
             out gt => saida gt(2),
37
             out_lt => saida_lt(2));
38
39
       Comp3:Comparador port map(
40
             in_gt => saida_gt(2),
41
             in lt => saida_lt(2),
42
             in eq => saida eq(2),
43
             a => eA(1),
44
             b \Rightarrow eB(1),
45
             out eq => saida eq(1),
46
             out_gt => saida_gt(1),
47
             out_lt => saida_lt(1));
48
49
       Comp4:Comparador port map(
50
             in gt => saida_gt(1),
51
              in_lt => saida_lt(1),
52
             in_eq => saida_eq(1),
53
             a => eA(0),
54
             b => eB(0),
55
             out eq => saida eq(0),
56
             out gt => saida gt(0),
57
             out lt \Rightarrow saida lt(0));
58
59
       AeqB \le saida_eq(0);
60
       AltB \leq saida lt(0);
61
       AgtB <= saida_gt(0);</pre>
62
     end ckt;
63
64
```

```
library ieee ;
   use ieee.std logic 1164.all;
 4
   entity Comparador is
 5 port (in_gt, in_eq, in_lt,a,b: in std_logic;
 6
            out_eq,out_lt,out_gt: out std_logic);
 7 end Comparador;
8
9
   architecture ckt of Comparador is
    begin
10
11
     out_gt <= in_gt OR (in_eq AND a AND (NOT b));</pre>
12
       out lt <= in lt OR (in eq AND (NOT a) AND b);
     out_eq <= in_eq AND (a XNOR b);</pre>
13
14 end ckt;
```

```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
     entity SUM 4Bits is
 5
      port (A4 in, B4 in: in std logic vector(3 downto 0);
 6
               C4 in: in std logic;
 7
               S4_out: out std_logic_vector(3 downto 0);
               C4_out: out std_logic);
 8
 9
     end SUM_4Bits;
10
11
     architecture ckt of SUM_4Bits is
12
       component SUM 2Bits is
13
          port (A2 in, B2 in: in std logic vector(1 downto 0);
14
                 C2 in: in std logic;
15
                 S2_out: out std_logic_vector(1 downto 0);
16
                 C2 out: out std logic);
17
        end component;
18
19
        signal Sum_01_out : std_logic;
20
21
        begin
22
          SUM01: SUM_2Bits port map(
23
                 A2 in \Rightarrow A4 in(1 downto 0),
24
                 B2_{in} \Rightarrow B4_{in}(1 \text{ downto } 0),
                 C2_{in} \Rightarrow C4_{in}
25
26
                 S2 out \Rightarrow S4 out(1 downto 0),
27
                 C2 out => Sum 01 out);
28
29
          SUM02: SUM_2Bits port map(
30
                 A2_{in} \Rightarrow A4_{in}(3 \text{ downto } 2),
                 B2 in \Rightarrow B4_in(3 downto 2),
31
32
                 C2_in => Sum_01_out,
33
                 S2_out => S4_out(3 downto 2),
34
                 C2 \text{ out} => C4 \text{ out});
35
36
     end ckt;
```

```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
     entity SUM 2Bits is
 5
      port (A2 in, B2 in: in std logic vector(1 downto 0);
 6
              C2 in: in std logic;
 7
               S2_out: out std_logic_vector(1 downto 0);
 8
               C2_out: out std_logic);
 9
     end SUM_2Bits;
10
11
     architecture ckt of SUM_2Bits is
12
      component SUM 1Bit is
13
         port (A in, B in, C in: in std logic;
14
                 S out, C out: out std logic);
15
       end component;
16
17
        signal Sum 01 out : std logic;
18
19
       begin
20
          SUM01: SUM 1Bit port map(
21
                A_{in} \Rightarrow A2_{in}(0),
22
                 B_{in} \Rightarrow B2_{in}(0),
23
                 C in => C2 in,
24
                 S \text{ out} \Rightarrow S2 \text{ out}(0),
25
                 C_out => Sum_01_out);
26
27
          SUM02: SUM 1Bit port map(
28
                A in \Rightarrow A2 in(1),
29
                 B_{in} \Rightarrow B2_{in}(1),
30
                 C_in => Sum_01_out,
31
                 S_{out} => S2_{out}(1),
32
                 C_out => C2_out);
33
34
     end ckt;
```

```
library ieee;
    use ieee.std logic 1164.all;
 4
    entity SUM 1Bit is
 5
     port (A_in,B_in,C_in: in std_logic;
 6
             S out, C out: out std logic);
 7
     end SUM_1Bit;
8
9
    Architecture ckt of SUM_1Bit is
10
11
    Begin
12
     S out <= ((B_in and ((C_in nor A_in) or (C_in and A_in))) or ((not B_in) and (((not C_in
     ) and A_in) or (C_in and (not A_in))));
13
     C_out <= ((C_in and (A_in or B_in)) or (A_in and B_in));</pre>
14
     end ckt;
```