

```
1  library ieee;
2  use ieee.std_logic_1164 .all;
3
4  entity blocoDeControleFIFO is
5      port (clk_ff , rst_ff, rd_ff, wr_ff: in std_logic;
6            equal_cont_wd_e_rd, equal_cont_wd_l_e_rd, equal_cont_wd_e_rd_l: in std_logic;
7            led_vazio_ff, led_cheio_ff, load_wr, load_rd, clr_ff: out std_logic;
8            saida_mv_fifo: out std_logic_vector(2 downto 0));
9  end blocoDeControleFIFO;
10
11 architecture ckt of blocoDeControleFIFO is
12     type st is (start, p_leitura, escrita, p_escrita, leitura);
13     signal estado : st;
14     signal p_l,p_e: std_logic;
15     begin
16         process (clk_ff , rst_ff)
17         begin
18             if rst_ff = '1' then
19                 estado <= start ;
20             elsif (clk_ff'event and clk_ff = '1') then
21                 case estado is
22                     when start =>
23                         estado <= p_leitura;
24                     when p_leitura =>
25                         if (equal_cont_wd_e_rd='0') and (rd_ff = '1') and (wr_ff = '0') then
26                             estado <= leitura;
27                         elsif (wr_ff='1') then estado <= escrita;
28                         else estado <= p_leitura;
29                         end if;
30                     when escrita =>
31                         if equal_cont_wd_l_e_rd='1' then estado <= p_escrita;
32                         elsif (wr_ff='1') and (rd_ff='0') then estado <= escrita;
33                         else estado <= p_escrita;
34                         end if;
35                     when p_escrita =>
36                         if (equal_cont_wd_e_rd='0') and (wr_ff = '1') and (rd_ff='0') then estado
37                             <= escrita;
38                         elsif (rd_ff='1') then estado <= leitura;
39                         else estado <= p_escrita;
40                         end if;
41                     when leitura =>
42                         if equal_cont_wd_e_rd_l='1' then estado <= p_leitura;
43                         elsif (wr_ff='0') and (rd_ff='1') then estado <= leitura;
44                         else estado <= p_leitura;
45                         end if;
46                     end case ;
47                 end if;
48             end process;
49             clr_ff <= '1' when estado = start else '0';
50             load_wr <= '1' when estado = escrita else '0';
51             load_rd <= '1' when estado = leitura else '0';
52             p_e <= '1' when estado = p_escrita else '0';
53             p_l <= '1' when estado = p_leitura else '0';
54
55             led_vazio_ff <= p_l and equal_cont_wd_e_rd;
56             led_cheio_ff <= p_e and equal_cont_wd_e_rd;
57
58             with estado select
59                 saida_mv_fifo <= "000" when start ,
60                 "001" when p_leitura,
61                 "010" when escrita,
62                 "011" when p_escrita,
63                 "100" when leitura;
64         end ckt ;
```