```
1
                      library ieee;
                      use ieee.std logic 1164.all;
     2
    4
                      entity d7Seg is
    5
                           port(S in: in std logic vector(3 downto 0);
    6
                                                       D out: out std logic vector(6 downto 0));
   7
                      end d7Seg;
  8
  9
                      architecture display of d7Seg is
10
                            begin
11
                                       D_{out}(0) \le not ((S_{in}(3) \text{ or } S_{in}(1) \text{ or } (S_{in}(2) \text{ and } S_{in}(0)) \text{ or } (S_{in}(2) \text{ nor } S_{in}(0))
                      ))));
12
13
                                        D out(1) \leq not (((not S in(2)) or (S in(1) nor S in(0))) or (S in(1) and S in(0))));
14
15
                                        D \cdot out(2) \le not (((not(S in(3)) and ((S in(1) and S in(0)) or S in(2)))) or (not(S in(2)))
                       ) or S_in(1))));
16
17
                                         D_{out}(3) \le not((S_{in}(3) \text{ or } (S_{in}(1) \text{ and } (S_{in}(2) \text{ nand } S_{in}(0)))) \text{ or } (S_{in}(2) \text{ nor } S_{in}(0))
                      0)) or (S_in(2) and (not S_in(1)) and S_in(0))));
18
19
                                        D_{out}(4) \le not (((S_{in}(1) and (not S_{in}(0))) or (S_{in}(2) nor S_{in}(0))));
20
                                        D out(5) \leq not ((S in(3) or (S in(1) nor S in(0)) or (S in(2) and (S in(1) nand S in(
21
                      0))));
22
23
                                         D \circ ut(6) \le not((S \circ u(3)) \circ u(S \circ u(1)) \circ u(S \circ u(2))) \circ u(S \circ u(2)) \circ u(S \circ u(1)) \circ u(S \circ u(2)) 
                           S in(0))));
24
```

25

end display;