

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity contador4Bits is
5      port ( clk_c4B,ld_c4B,clr_c4B: in std_logic;
6             out_c4B: out std_logic_vector(3 downto 0));
7  end contador4Bits ;
8  architecture ckt of contador4Bits is
9      component ffjk is
10         port (clk ,J ,K ,P ,C: in std_logic;
11               q: out std_logic);
12     end component;
13
14     signal q0_out,q1_out,q2_out,q3_out, clr_reverso: std_logic;
15     signal resp_and: std_logic_vector(2 downto 0);
16
17     begin
18
19         clr_reverso <= not clr_c4B;
20         Q0: ffjk port map(
21             clk => clk_c4B,
22             J => ld_c4B,
23             K => ld_c4B,
24             P => '1',
25             C => clr_reverso,
26             q => q0_out);
27
28         resp_and(0) <= q0_out and ld_c4B;
29
30         Q1: ffjk port map(
31             clk => clk_c4B,
32             J => resp_and(0),
33             K => resp_and(0),
34             P => '1',
35             C => clr_reverso,
36             q => q1_out);
37
38         resp_and(1) <= q1_out and resp_and(0);
39
40         Q2: ffjk port map(
41             clk => clk_c4B,
42             J => resp_and(1),
43             K => resp_and(1),
44             P => '1',
45             C => clr_reverso,
46             q => q2_out);
47
48         resp_and(2) <= q2_out and resp_and(1);
49
50         Q3: ffjk port map(
51             clk => clk_c4B,
52             J => resp_and(2),
53             K => resp_and(2),
54             P => '1',
55             C => clr_reverso,
56             q => q3_out);
57
58         out_c4B(0) <= q0_out;
59         out_c4B(1) <= q1_out;
60         out_c4B(2) <= q2_out;
61         out_c4B(3) <= q3_out;
62
63     end ckt ;
```