```
-- megafunction wizard: %ROM: 1-PORT%
    -- GENERATION: STANDARD
 3
    -- VERSION: WM1.0
 4
    -- MODULE: altsyncram
 5
 6
    7
    -- File Name: romFIFO.vhd
8
    -- Megafunction Name(s):
9
          altsyncram
10
11
    -- Simulation Library Files(s):
12
        altera mf
    -- ------
13
    __ **********************************
14
15
    -- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16
17
    -- 13.0.0 Build 156 04/24/2013 SJ Web Edition
18
19
20
21
    --Copyright (C) 1991-2013 Altera Corporation
22
    --Your use of Altera Corporation's design tools, logic functions
    --and other software and tools, and its AMPP partner logic
23
24
    --functions, and any output files from any of the foregoing
25
    -- (including device programming or simulation files), and any
26
    --associated documentation or information are expressly subject
27
    --to the terms and conditions of the Altera Program License
28
    --Subscription Agreement, Altera MegaCore Function License
29
    --Agreement, or other applicable license agreement, including,
30
    --without limitation, that your use is for the sole purpose of
31
    --programming logic devices manufactured by Altera and sold by
32
    --Altera or its authorized distributors. Please refer to the
33
    --applicable agreement for further details.
34
35
36
    LIBRARY ieee;
37
    USE ieee.std logic 1164.all;
38
39
    LIBRARY altera mf;
40
    USE altera mf.all;
41
42 ENTITY romFIFO IS
43
     PORT
44
      (
45
         address : IN STD LOGIC VECTOR (5 DOWNTO 0);
         clock : IN STD LOGIC := '1';
46
47
              : OUT STD_LOGIC_VECTOR (12 DOWNTO 0)
48
       );
49
    END romFIFO;
50
51
52
    ARCHITECTURE SYN OF romfifo IS
53
54
       SIGNAL sub wire0 : STD LOGIC VECTOR (12 DOWNTO 0);
55
56
57
      COMPONENT altsyncram
58
59
       GENERIC (
60
        clock enable_input_a : STRING;
         clock_enable_output_a : STRING;
61
        init_file
                   : STRING;
62
63
        intended_device_family : STRING;
         lpm_hint : STRING;
lpm_type : STRING;
64
65
66
         numwords_a
                      : NATURAL;
```

```
Date: March 17, 2020
                                          romFIFO.vhd
  67
             operation mode : STRING;
            outdata_aclr_a : STRING;
outdata_reg_a : STRING;
widthad_a : NATURAL;
  68
  69
  70
  71
             width a : NATURAL;
  72
             width byteena a : NATURAL
  73
          );
  74
          PORT (
  75
                address a : IN STD LOGIC VECTOR (5 DOWNTO 0);
  76
                clock0 : IN STD LOGIC ;
  77
                q a : OUT STD_LOGIC_VECTOR (12 DOWNTO 0)
  78
  79
          END COMPONENT;
  80
  81
     BEGIN
  82
              <= sub wire0(12 DOWNTO 0);
  83
  84
         altsyncram_component : altsyncram
  85
          GENERIC MAP (
  86
             clock enable input a => "BYPASS",
             clock_enable_output_a => "BYPASS",
  87
  88
             init_file => "romFIFO.mif",
             intended_device family => "Cyclone II",
  89
  90
             lpm hint => "ENABLE RUNTIME MOD=NO",
  91
             lpm type => "altsyncram",
  92
            numwords a => 64,
  93
            operation mode => "ROM",
  94
            outdata aclr a => "NONE",
            outdata_reg_a => "UNREGISTERED",
  95
  96
            widthad a => 6,
  97
             width a \Rightarrow 13,
  98
             width byteena a => 1
  99
         )
 100
         PORT MAP (
 101
           address a => address,
 102
            clock0 => clock,
 103
             q a => sub wire0
 104
          );
 105
 106
 107
 108
       END SYN;
 109
 110
       111
       -- CNX file retrieval info
 112
       -- Retrieval info: PRIVATE: ADDRESSSTALL A NUMERIC "0"
 113
 114
       -- Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
 115
       -- Retrieval info: PRIVATE: AclrByte NUMERIC "0"
       -- Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
 117
       -- Retrieval info: PRIVATE: BYTE ENABLE NUMERIC "0"
       -- Retrieval info: PRIVATE: BYTE SIZE NUMERIC "8"
 118
       -- Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
 119
 120
       -- Retrieval info: PRIVATE: CLOCK ENABLE INPUT A NUMERIC "0"
 121
       -- Retrieval info: PRIVATE: CLOCK ENABLE OUTPUT A NUMERIC "0"
       -- Retrieval info: PRIVATE: Clken NUMERIC "0"
 122
 123
       -- Retrieval info: PRIVATE: IMPLEMENT IN LES NUMERIC "0"
       -- Retrieval info: PRIVATE: INIT FILE LAYOUT STRING "PORT A"
 124
       -- Retrieval info: PRIVATE: INIT TO SIM X NUMERIC "O"
 125
       -- Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone II"
 126
 127
       -- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
 128
       -- Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
 129
       -- Retrieval info: PRIVATE: MAXIMUM DEPTH NUMERIC "0"
 130 -- Retrieval info: PRIVATE: MIFfilename STRING "romFIFO.mif"
```

-- Retrieval info: PRIVATE: NUMWORDS\_A NUMERIC "64"
-- Retrieval info: PRIVATE: RAM BLOCK TYPE NUMERIC "0"

131

132

Project: projeto02

```
133
      -- Retrieval info: PRIVATE: RegAddr NUMERIC "1"
134
     -- Retrieval info: PRIVATE: RegOutput NUMERIC "0"
     -- Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "0"
135
     -- Retrieval info: PRIVATE: SingleClock NUMERIC "1"
136
137
     -- Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
138
     -- Retrieval info: PRIVATE: WidthAddr NUMERIC "6"
139
     -- Retrieval info: PRIVATE: WidthData NUMERIC "13"
     -- Retrieval info: PRIVATE: rden NUMERIC "0"
140
141
     -- Retrieval info: LIBRARY: altera mf altera mf.altera mf components.all
142
     -- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
143
     -- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
144
     -- Retrieval info: CONSTANT: INIT FILE STRING "romFIFO.mif"
145
     -- Retrieval info: CONSTANT: INTENDED DEVICE FAMILY STRING "Cyclone II"
     -- Retrieval info: CONSTANT: LPM HINT STRING "ENABLE RUNTIME MOD=NO"
146
147
      -- Retrieval info: CONSTANT: LPM TYPE STRING "altsyncram"
      -- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "64"
148
149
      -- Retrieval info: CONSTANT: OPERATION MODE STRING "ROM"
150
     -- Retrieval info: CONSTANT: OUTDATA ACLR A STRING "NONE"
151
     -- Retrieval info: CONSTANT: OUTDATA REG A STRING "UNREGISTERED"
152
     -- Retrieval info: CONSTANT: WIDTHAD A NUMERIC "6"
153
     -- Retrieval info: CONSTANT: WIDTH A NUMERIC "13"
154
     -- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
     -- Retrieval info: USED PORT: address 0 0 6 0 INPUT NODEFVAL "address[5..0]"
155
      -- Retrieval info: USED PORT: clock 0 0 0 0 INPUT VCC "clock"
156
157
     -- Retrieval info: USED PORT: q 0 0 13 0 OUTPUT NODEFVAL "q[12..0]"
158
     -- Retrieval info: CONNECT: @address a 0 0 6 0 address 0 0 6 0
159
     -- Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
     -- Retrieval info: CONNECT: q 0 0 13 0 @q a 0 0 13 0
160
161
     -- Retrieval info: GEN FILE: TYPE NORMAL romFIFO.vhd TRUE
162
      -- Retrieval info: GEN FILE: TYPE NORMAL romFIFO.inc FALSE
      -- Retrieval info: GEN FILE: TYPE NORMAL romFIFO.cmp FALSE
163
164
      -- Retrieval info: GEN_FILE: TYPE_NORMAL romFIFO.bsf FALSE
165
     -- Retrieval info: GEN FILE: TYPE NORMAL romFIFO inst.vhd FALSE
166
      -- Retrieval info: LIB FILE: altera mf
```

167