```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
 4
     entity fifo is
 5
        port (CLK fifo, WR, RD, reset: in std logic;
 6
              W data: in std logic vector(12 downto 0);
 7
              em, fu: out std logic;
8
              R data: out std logic vector(12 downto 0);
9
              Estados_maquina: out std_logic_vector(2 downto 0));
10
     end fifo;
11
12
     architecture ckt of fifo is
13
14
        component blocoDeControleFIFO is
15
           port (clk ff, rst ff, rd ff, wr ff: in std logic;
                 equal cont wd e rd, equal cont wd 1 e rd, equal cont wd e rd 1: in std logic;
16
                 led_vazio_ff, led_cheio_ff,load_wr,load rd,clr ff: out std logic;
17
18
                 saida mv fifo: out std logic vector(2 downto 0));
19
        end component;
20
21
        component datapathFIFO is
22
          port (wr_data_dp: in std_logic_vector(12 downto 0);
23
                ld wr dp, ld rd dp, clr fifo dp, clk fifo dp: in std logic;
24
                eq comp wr rd, eq comp wr1 rd, eq comp wr rd1: out std logic;
25
                rd_data_dp: out std_logic_vector(12 downto 0));
26
        end component;
27
28
29
        signal leitura_banco_registradores std_logic_vector(12 downto 0);
30
        signal l_vazio, l_cheio, saida_load_wr, saida_load_rd, clr_dt : std_logic;
31
        signal saida_eq_cont_wr_rd, saida_eq_cont_wrl_rd, saida_eq_cont_wr_rdl: std_logic;
32
        signal saida_fifo: std_logic_vector(2 downto 0);
33
34
        begin
35
           BlocodeControle: blocoDeControleFIFO port map(
36
              clk ff => CLK fifo,
37
              rst ff => reset,
38
              rd ff \Rightarrow RD,
39
              wr ff => WR,
40
              equal_cont_wd_e_rd => saida_eq_cont_wr_rd,
41
              equal_cont_wd_1_e_rd => saida_eq_cont_wr1_rd,
              equal cont_wd_e_rd_1 => saida_eq_cont_wr_rd1,
42
43
              led vazio ff => l vazio,
44
              led cheio ff => 1 cheio,
45
              load wr => saida load wr,
46
              load rd => saida load rd,
47
              clr ff => clr_dt,
48
              saida_mv_fifo => saida_fifo);
49
50
           Datapath: datapathFIFO port map(
51
              clk_fifo_dp => CLK_fifo,
52
              wr_data_dp => W_data,
53
              ld_wr_dp => saida_load_wr,
54
              ld_rd_dp => saida_load_rd,
55
              clr fifo dp => clr dt,
56
              eq comp wr rd => saida eq cont wr rd,
57
              eq comp wr1 rd => saida eq cont wr1 rd,
58
              eq_comp_wr_rd1 => saida_eq_cont_wr_rd1,
59
              rd_data_dp => leitura_banco_registradores);
60
61
62
63
           R_data <= leitura_banco_registradores</pre>
64
           em <= 1 vazio;
65
           fu <= 1 cheio;
66
           Estados_maquina <= saida_fifo;</pre>
```

67 68 end ckt ;