```
1
     library ieee;
     use ieee.std logic 1164.all;
     entity contador6Bits is
 4
 5
      port ( clk c6B,ld c6B,clr c6B: in std logic;
 6
               out c6B: out std logic vector(5 downto 0));
 7
     end contador6Bits;
 8
     architecture ckt of contador6Bits is
 9
        component ffjk is
10
            port (clk ,J ,K ,P ,C: in std_logic;
11
                  q: out std_logic);
12
         end component;
13
14
         signal q0_out,q1_out,q2_out,q3_out,q4_out,q5_out, clr_reverso: std logic;
15
         signal resp and: std logic vector(4 downto 0);
16
17
         begin
18
19
            clr reverso <= not clr c6B;</pre>
20
            Q0: ffjk port map(
                  clk => clk_c6B,
21
22
                  J \Rightarrow ld_c6B
                  K \Rightarrow 1d c6B
23
                  P => '1',
24
25
                  C => clr reverso,
26
                  q \Rightarrow q0 \text{ out};
27
28
            resp and (0) <= q0 out and ld c6B;
29
30
            Q1: ffjk port map(
31
                  clk => clk c6B,
32
                  J =  resp_and(0),
33
                  K =  resp and(0),
                  P => '1',
34
35
                  C => clr reverso,
36
                  q \Rightarrow q1 \text{ out};
37
38
            resp and(1) \leq q1 out and resp and(0);
39
40
            Q2: ffjk port map(
41
                 clk => clk c6B,
42
                  J => resp and(1),
43
                  K =  resp and(1),
44
                  P => '1',
45
                  C => clr reverso,
46
                  q \Rightarrow q2 \text{ out};
47
48
            resp_and(2) <= q2_out and resp_and(1);</pre>
49
50
            Q3: ffjk port map(
51
                  clk => clk_c6B
52
                  J \Rightarrow resp_and(2),
53
                  K =  resp and(2),
                  P => '1',
54
55
                  C => clr reverso,
56
                  q \Rightarrow q3 \text{ out};
57
58
            resp_and(3) <= q3_out and resp_and(2);</pre>
59
60
            Q4: ffjk port map(
61
                  clk => clk_c6B
62
                  J =  resp_and(3),
63
                  K =  resp_and(3),
64
                  P => '1',
65
                  C => clr reverso,
66
                  q => q4_out);
```

```
67
68
           resp and(4) \leq q4 out and resp and(3);
69
70
          Q5: ffjk port map(
71
              clk => clk c6B,
72
               J => resp_and(4),
73
               K =  resp_and(4),
74
               P => '1',
75
               C => clr reverso,
76
               q => q5_out);
77
78
         out c6B(0) \le q0 out;
79
         out c6B(1) \le q1 out;
80
         out_c6B(<mark>2</mark>) <= q2_out;
81
         out_c6B(3) <= q3_out;
         out_c6B(4) <= q4_out;
82
83
          out_c6B(5) \le q5_out;
84
85
86
   end ckt ;
```

```
library ieee;
    use ieee.std logic 1164.all;
 3
 4
    ENTITY ffjk IS
 5
   port ( clk ,J ,K ,P ,C : in std logic;
 6
              q : out std_logic );
 7
    END ffjk ;
8
    ARCHITECTURE ckt OF ffjk IS
9
    SIGNAL qS : std_logic;
10
   BEGIN
11
     PROCESS ( clk ,P ,C )
12
     BEGIN
13
        IF P = '0' THEN qS <= '1';
        ELSIF C = '0' THEN qS <= '0';
14
15
        ELSIF clk = '1' AND clk ' EVENT THEN
          IF J = '1' AND K = '1' THEN qS <= NOT qS;
16
          ELSIF J = '1' AND K = '0' THEN qS <= '1';
17
18
         ELSIF J = '0' AND K = '1' THEN qS \leftarrow '0';
19
         END IF;
20
       END IF;
21
     END PROCESS ;
22
   q \ll qS;
23
   END ckt ;
```