```
1
     library ieee ;
     use ieee.std logic 1164.all;
 3
     entity datapathMV is
 4
 5
        port (clk dmv , clr total , ld total: in std logic;
 6
              S mv, A mv: in std logic vector(7 downto 0);
 7
               total ld: out std logic;
 8
              total mv: out std logic vector(7 downto 0));
 9
     end datapathMV;
10
11
    architecture ckt of datapathMV is
12
        component Comparador 8Bits is
13
          port (eA8, eB8: in std logic vector(7 downto 0);
                AeqB8, AltB8, AgtB8: out std logic);
14
15
        end component;
16
        component reg8Bits is
17
           port (clk, preSet, clr, load: in std logic;
18
                 d: in std_logic_vector(7 downto 0);
19
                 q : out std_logic_vector(7 downto 0));
20
        end component;
21
        component SUM 8Bits is
22
             port (A8_in, B8_in: in std_logic_vector(7 downto 0);
23
                   C8 in: in std logic;
24
                    S8_out: out std_logic_vector(7 downto 0);
25
                   C8 out: out std logic);
26
        end component;
27
28
        signal result somador, result tot: std logic vector(7 downto 0);
29
        signal lixo_sum, result_comp_lt: std_logic;
30
        signal lixo_comp: std_logic_vector(1 downto 0);
31
        begin
32
           Reg: reg8Bits port map(
33
              clk => clk dmv,
34
              preSet => '1',
35
              clr => not clr total,
36
              load => ld total,
37
              d => result somador,
38
              q => result tot);
39
40
           SUM: SUM_8Bits port map(
41
              A8 in => result tot,
42
              B8 in \Rightarrow A mv,
43
              C8 in => '0',
              S8 out => result_somador,
44
45
              C8 out => lixo sum);
46
47
           Comp: Comparador_8Bits port map(
48
              eA8 => result_tot,
49
              eB8 => S mv,
50
              AeqB8 => lixo_comp(1),
51
              AltB8 => result_comp_lt,
52
              AgtB8 =>lixo_comp(0);
53
54
           total mv <= result tot;</pre>
55
           total ld <= result comp lt;
56
     end ckt;
```