1

```
library ieee ;
     use ieee.std logic 1164.all;
 2
 3
 4
     entity MUX16 1 13Bits is
 5
       port (I15 16, I14 16, I13 16, I12 16, I11 16, I10 16, I9 16, I8 16, I7 16:
     std logic vector(12 downto 0);
 6
              I6_16, I5_16, I4_16, I3_16, I2_16, I1_16, I0_16: std_logic_vector(12 downto 0);
 7
              S_16: in std_logic_vector(3 downto 0);
8
              ld mux 16: in std logic;
9
              d_16: out std_logic_vector(12 downto 0));
10
     end MUX16_1_13Bits;
11
12
     Architecture ckt of MUX16 1 13Bits is
13
       component MUX2 1 13Bits is
14
         port (I 1, I 0: in std logic vector(12 downto 0);
15
                S,ld mux: in std logic;
                d: out std_logic vector(12 downto 0));
16
17
       end component;
18
19
       signal saida i0i1, saida i2i3, saida i4i5, saida i6i7, saida i8i9, saida i10i11,
     saida i12i13, saida i14i15 : std logic vector(12 downto 0);
20
       signal saida_S0102, saida_S0304, saida_S0506, saida_S0708 : std_logic_vector(12 downto 0
21
       signal saida SS0102, saida SS0304, saida final : std logic vector(12 downto 0);
22
23
       begin
24
           muxI0I1: MUX2 1 13Bits port map(
25
                     I 1 => I1 16,
26
                     I 0 => I0 16,
27
                     S => S 16(0),
28
                     1d mux => 1d mux 16,
29
                     d => saida i0i1);
30
31
           muxI2I3: MUX2 1 13Bits port map(
32
                     I 1 => I3 16,
33
                     I 0 => I2 16,
34
                     S => S 16(0),
35
                     1d mux => 1d mux 16,
36
                     d => saida i2i3);
37
38
           muxI4I5: MUX2 1 13Bits port map(
39
                     I 1 => I5 16,
                     I 0 => I4 16,
40
41
                     S => S 16(0),
42
                     1d mux => 1d mux 16,
43
                     d \Rightarrow saida i4i5);
44
45
           muxI6I7: MUX2_1_13Bits port map(
46
                     I 1 \Rightarrow I7 16,
47
                     I 0 => 16 16,
48
                     S => S_16(0),
49
                     1d mux => 1d mux 16,
50
                     d \Rightarrow saida i6i7);
51
52
           mux1819: MUX2 1 13Bits port map(
53
                     I 1 => I9 16,
54
                     I 0 => 18 16,
55
                     S => S 16(0),
56
                     ld mux => ld mux 16,
57
                     d => saida i8i9);
58
59
           muxI10I11: MUX2_1_13Bits port map(
60
                     I 1 \Rightarrow I11 16,
61
                     I 0 \Rightarrow I10 16,
62
                     S => S 16(0),
63
                     1d mux => 1d mux 16,
```

```
64
                       d => saida i10i11);
 65
 66
             muxI12I13: MUX2 1 13Bits port map(
 67
                       I 1 \Rightarrow I13 16,
 68
                       I 0 \Rightarrow I12 16,
 69
                       S => S 16(0),
 70
                       1d mux => 1d mux 16,
 71
                       d => saida i12i13);
 72
 73
             muxI14I15: MUX2_1_13Bits port map(
 74
                       I_1 => I15_16,
 75
                       I_0 => I14 16,
 76
                       S => S 16(0),
 77
                       ld mux => ld mux 16,
 78
                       d => saida i14i15);
 79
 80
             muxSaida0102: MUX2 1 13Bits port map(
 81
                       I_1 => saida_i2i3,
 82
                       I 0 => saida i0i1,
 83
                       S => S 16(1),
 84
                       1d mux => 1d mux 16,
 85
                       d => saida_S0102);
 86
 87
             muxSaida0304: MUX2 1 13Bits port map(
 88
                       I 1 \Rightarrow saida i6i7,
 89
                       I 0 \Rightarrow saida i4i5,
 90
                       S => S 16(1),
 91
                       1d mux => 1d mux 16,
 92
                       d \Rightarrow saida S0304);
 93
 94
             muxSaida0506: MUX2 1 13Bits port map(
 95
                       I_1 => saida_i10i11,
 96
                       I 0 \Rightarrow saida i8i9,
 97
                       S => S 16(1),
 98
                       1d mux => 1d mux 16,
 99
                       d \Rightarrow saida S0506);
100
             muxSaida0708: MUX2 1 13Bits port map(
101
                       I_1 => saida i14i15,
102
103
                       I_0 => saida_i12i13,
104
                       S => S_16(1),
105
                       1d mux => 1d mux 16,
106
                       d \Rightarrow saida S0708);
107
             muxSSaida0102: MUX2 1 13Bits port map(
108
109
                       I 1 => saida S0304,
110
                       I_0 => saida_S0102,
111
                       S => S_16(2),
112
                       1d mux => 1d mux 16,
113
                       d => saida_SS0102);
114
             muxSSaida0304: MUX2_1_13Bits port map(
115
116
                       I_1 => saida_S0708,
                       I_0 => saida_S0506,
117
118
                       S => S 16(2),
119
                       1d mux => 1d mux 16,
120
                       d \Rightarrow saida SS0304);
121
             muxFinal: MUX2_1_13Bits port map(
                       I_1 => saida_SS0304,
122
                       I 0 => saida SS0102,
123
                       S => S_16(3),
124
125
                       ld_mux => ld_mux_16,
126
                       d => saida_final);
127
128
             d 16 <= saida final;
129
```

130 end ckt;

Date: March 17, 2020 Project: projeto02

Page 3 of 3

Revision: projeto02

```
library ieee ;
      use ieee.std logic 1164.all;
 3
      entity MUX2 1 13Bits is
 4
 5
        port (I 1,I 0: std logic vector(12 downto 0);
 6
               S, ld mux: in std logic;
 7
               d: out std logic vector(12 downto 0));
 8
      end MUX2 1 13Bits;
9
10
      Architecture ckt of MUX2 1 13Bits is
11
12
     Begin
13
        d(0) \le (((not S) and I 0(0)) or (S and I 1(0)))) and ld mux;
14
        d(1) \le (((not S) and I 0(1)) or (S and I 1(1)))) and ld mux;
        d(2) \le (((not S) and I 0(2)) or (S and I 1(2)))) and ld mux;
15
        d(3) \le (((not S) and I_0(3)) or (S and I_1(3)))) and ld_mux; d(4) <= ((((not S) and I_0(4)) or (S and I_1(4)))) and ld_mux;
16
17
18
        d(5) \le (((not S) and I_0(5)) or (S and I_1(5)))) and ld_mux;
19
        d(6) \le (((not S) and I_0(6)) or (S and I_1(6)))) and ld_mux;
20
        d(7) \le (((not S) and I 0(7)) or (S and I 1(7)))) and d(7) \le (((not S) and I 0(7)))
21
        d(8) \le (((not S) and I_0(8)) or (S and I_1(8)))) and ld_mux;
22
        d(9) \le (((not S) and I_0(9)) or (S and I_1(9)))) and ld_mux;
        d(10) \le (((not S) and I_0(10)) or (S and I_1(10)))) and ld_mux; d(11) <= ((((not S) and I_0(11)) or (S and I_1(11)))) and ld_mux;
23
24
25
        d(12) \le (((not S) and I_0(12)) or (S and I_1(12)))) and Id_mux;
26
27
      end ckt;
```