```
1
     library ieee;
     use ieee.std logic 1164 .all;
 3
 4
     entity blocoDeControleMV is
 5
       port (clk_mv , rst_mv , c_mv, tot ld: in std logic ;
 6
               d mv, load tot, clr tot: out std logic;
 7
               saida: out std_logic_vector(1 downto 0));
 8
     end blocoDeControleMV;
 9
10
    architecture ckt of blocoDeControleMV is
11
       type st is (E1, E2, E3, E4);
12
        signal estado : st;
13
        begin
14
           process (clk mv , rst mv)
15
           begin
               if rst mv = '1' then
16
                  estado <= E1 ;
17
18
               elsif (clk_mv'event and clk_mv ='1') then
19
                  case estado is
20
                     when E1 =>
21
                        estado <= E2;
22
                     when E2 \Rightarrow
23
                         if c mv='1' then estado <= E3;</pre>
24
                         elsif tot ld='0' then estado <= E4;</pre>
                         else estado <= E2;</pre>
25
26
                         end if;
27
                     when E3 =>
28
                        estado <= E2;
29
                     when E4 =>
30
                        estado <= E1;
31
                  end case ;
32
               end if;
33
           end process;
34
           d mv <= '1' when estado = E4 else '0';</pre>
35
           load tot <= '1' when estado = E3 else '0';</pre>
36
           clr tot <= '1' when estado = E1 else '0';</pre>
37
           with estado select
38
               saida \leftarrow "00" when E1 ,
39
               "01" when E2 ,
               "11" when E4 ,
40
41
               "10" when E3;
42
     end ckt ;
```