```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
     entity SUM 4Bits is
 5
      port (A4 in, B4 in: in std logic vector(3 downto 0);
 6
               C4 in: in std logic;
 7
               S4_out: out std_logic_vector(3 downto 0);
               C4_out: out std_logic);
 8
 9
     end SUM_4Bits;
10
11
     architecture ckt of SUM_4Bits is
12
      component SUM 2Bits is
13
          port (A2 in, B2 in: in std logic vector(1 downto 0);
14
                 C2 in: in std logic;
15
                 S2_out: out std_logic_vector(1 downto 0);
16
                 C2 out: out std logic);
17
        end component;
18
19
        signal Sum_01_out : std_logic;
20
21
        begin
22
          SUM01: SUM_2Bits port map(
23
                 A2 in \Rightarrow A4 in(1 downto 0),
24
                 B2_{in} \Rightarrow B4_{in}(1 \text{ downto } 0),
                 C2_{in} \Rightarrow C4_{in}
25
26
                 S2 out \Rightarrow S4 out(1 downto 0),
27
                 C2 out => Sum 01 out);
28
29
          SUM02: SUM_2Bits port map(
30
                 A2_{in} \Rightarrow A4_{in}(3 \text{ downto } 2),
                 B2 in \Rightarrow B4_in(3 downto 2),
31
32
                 C2_in => Sum_01_out,
33
                 S2_out => S4_out(3 downto 2),
34
                 C2 \text{ out} => C4 \text{ out});
35
36
     end ckt;
```

```
1
     library ieee;
     use ieee.std logic 1164.all;
 3
 4
     entity SUM 2Bits is
 5
      port (A2 in, B2 in: in std logic vector(1 downto 0);
 6
              C2 in: in std logic;
 7
               S2_out: out std_logic_vector(1 downto 0);
 8
               C2_out: out std_logic);
 9
     end SUM_2Bits;
10
11
     architecture ckt of SUM_2Bits is
12
      component SUM 1Bit is
13
         port (A in, B in, C in: in std logic;
14
                 S out, C out: out std logic);
15
       end component;
16
17
        signal Sum 01 out : std logic;
18
19
       begin
20
          SUM01: SUM 1Bit port map(
21
                A_{in} \Rightarrow A2_{in}(0),
22
                 B_{in} \Rightarrow B2_{in}(0),
23
                 C in => C2 in,
24
                 S \text{ out} \Rightarrow S2 \text{ out}(0),
25
                 C_out => Sum_01_out);
26
27
          SUM02: SUM 1Bit port map(
28
                A in \Rightarrow A2 in(1),
29
                 B_{in} \Rightarrow B2_{in}(1),
30
                 C_in => Sum_01_out,
31
                 S_{out} => S2_{out}(1),
32
                 C_out => C2_out);
33
34
     end ckt;
```

```
library ieee;
    use ieee.std logic 1164.all;
 4
    entity SUM 1Bit is
 5
     port (A_in,B_in,C_in: in std_logic;
 6
             S out, C out: out std logic);
 7
     end SUM_1Bit;
8
9
    Architecture ckt of SUM_1Bit is
10
11
    Begin
12
     S out <= ((B_in and ((C_in nor A_in) or (C_in and A_in))) or ((not B_in) and (((not C_in
     ) and A_in) or (C_in and (not A_in))));
13
     C_out <= ((C_in and (A_in or B_in)) or (A_in and B_in));</pre>
14
     end ckt;
```