

集成电路原理与设计 11.反相器

宋美 shuangsonghz@zju.edu.cn

Syllabus

课数	內容	课数	为客
1	导论	9	差分放大器
2	器件模型	10	运算放大器
3	电客特性, 小信号模型	11	导线
4	工艺流程	12	反相器
5	模拟基本单元	13	组合逻辑
6	电流镜与基准	14	时序逻辑
7	单级放大器	15	集成电路专题讲座一
8	课堂测验	16	集成电路专题讲座二

Goals

- Quantification of integrity, performance and energy metrics of an inverter
- Optimization of an inverter design (delay optimization)

Design metrics of the gate

- □ Cost: complexity, area
- ☐ Integrity and robustness: static (or steady-state) behavior
- ☐ **Performance:** dynamic (or transient) response
- ☐ Energy efficiency: energy and power consumption


Outline

- Inverter Basic Characteristics
- Static Behavior
- Dynamic Behavior
- Power, Energy


Reference:


Chapter 5, < Digital Integrated Circuits: A design perspective > Rabaey著

CMOS Inverter: A first glance





Appendix: Two Inverters







First-Order DC Analysis







$$V_{in} = 0$$




$$V_{in} = V_{DD}$$

First-Order DC Analysis: Properties

- □ Full rail-to-rail swing ⇒ high noise margins
- Logic levels not dependent upon the relative device sizes
 - ⇒ transistors can be minimum size ratioless无比电路
- Always a path between V_{out} to V_{DD} or GND in steady state
 - \Rightarrow low output impedance ($\sim k\Omega$)
 - ⇒ less sensitive to noise and disturbances
- Extremely high input resistance
 - ⇒ nearly zero steady-state input current
 - ⇒ large fan-out (albeit it with degraded performance: delay)
- No direct path in steady-state between power and ground
 - ⇒ no static power dissipation (ignores leakage current)
- Propagation delay function of load capacitance and resistance of transistors


Review: Short Channel I-V Plot (NMOS/PMOS)





Review: Transforming PMOS I-V Lines

■ Want common coordinate set V_{in}, V_{out}, and I_{Dn}


$$\begin{split} I_{DSp} &= -I_{DSn} \\ V_{GSn} &= V_{in} \; ; \; V_{GSp} = V_{in} - V_{DD} \\ V_{DSn} &= V_{out} \; ; \; V_{DSp} = V_{out} - V_{DD} \end{split}$$








CMOS Inverter Load Lines




CMOS Inverter VTC



集成电路原理与设计

Switch Model of Dynamic Behavior






Gate response time is determined by the time to

- -- charge C_L through R_p
- -- discharge C_L through R_n

A fast gate is build either by keeping the output capacitance small and by decreasing the on-resistance of the transistor

Outline

- Inverter Basic Characteristics
- Static Behavior
 - Switching Threshold
 - Noise Margin
 - Robustness Revisited
- Dynamic Behavior
- Power, Energy



Switching Threshold



 $V_{\rm M}$: $V_{\rm in} = V_{\rm out}$ (both PMOS and NMOS in saturation, $V_{\rm DS} = V_{\rm GS}$) assumed to be velocity-saturated ($V_{DSAT} < V_{M} - V_{T}$), and ignore the channel length modulation effects

$$k_{n}V_{DSATn}\!\!\left(V_{M}\!-V_{Tn}\!-\!\frac{V_{DSATn}}{2}\!\right) + k_{p}V_{DSATp}\!\!\left(V_{M}\!-V_{DD}\!-\!V_{Tp}\!-\!\frac{V_{DSATp}}{2}\!\right) \; = \; 0$$

Solving for V_M yields


$$V_{M} = \frac{\left(V_{Tn} + \frac{V_{DSATn}}{2}\right) + r\left(V_{DD} + V_{Tp} + \frac{V_{DSATp}}{2}\right)}{1 + r} \quad \text{with } r = \frac{k_{p}V_{DSATp}}{k_{n}V_{DSATn}} = \frac{v_{satp}W_{p}}{v_{satn}W_{n}}$$


$$V_{M} \approx rV_{DD}/(1 + r) \quad r: \text{ the relative driving strengths of PMOS/NMOS}$$


$$V_{M} \approx rV_{DD}/(1+r)$$

- -- r set the switching threshold
- -- $r \approx 1$: $V_{\rm M} = V_{\rm DD}/2$ ⇒ comparable high and low noise margins
- --To move $V_{\rm M}$ upwards, a larger r is required making PMOS wider
- --Increasing the strength of NMOS, moves $V_{\rm M}$ closer to GND

Recall the Velocity Saturation







Switching Threshold: r

$$V_M \approx rV_{DD}/(1+r)$$
 where $r = k_p V_{DSATp}/k_n V_{DSATn}$

Example

In generic 0.25 μ m CMOS process, V_{DD} = 2.5V, and a minimum size NMOS device: $(W/L)_n$ = 1.5

	V _{T0} (V)	$\gamma(V^{0.5})$	V _{DSAT} (V)	k'(A/V ²)	λ(V ⁻¹)
NMOS	0.43	0.4	0.63	115 x 10 ⁻⁶	0.06
PMOS	-0.4	-0.4	-1	-30 x 10 ⁻⁶	-0.1

$$\frac{(W/L)_p}{(W/L)_n} = \frac{115 \times 10^{-6} \times 0.63 \times (1.25 - 0.43 - 0.63/2)}{30 \times 10^{-6} \times 1.0 \times (1.25 - 0.4 + 1.0/2)} = 3.5 \implies (W/L)_p = 3.5 \times 1.5 = 5.25$$




Velocity saturation does not occur: $V_M = \frac{V_{Tn} + r(V_{DD} + V_{Tp})}{1 + r} \quad \text{with } r = \sqrt{\frac{-k_p}{k_n}}$



When designing static CMOS circuits, to balance the driving strengths of the transistors by **making PMOS wider than NMOS**, if one wants to maximize the noise margins and obtain symmetrical characteristics

Simulated Inverter $V_{\rm M}$




 \Box $V_{\rm M}$ is relatively insensitive to variations in device ratio

```
r 3.4 3 2.5 2 V_{\rm M} 1.25 1.22 1.18 1.13
```

- □ r: shift the transient region of VTC
- -- Increasing Wp moves $V_{\rm M}$ towards VDD
- -- Increasing Wn moves V_M towards GND

inverter with asymmetrical V_M

Noise Margins




A simplified approach

?
$$g \rightarrow \infty$$
 $NM_H = V_{OH} - V_{M}$
 $NM_L = V_M - V_{OL}$

Slope = -1

Inverter Gain




$$g = -\frac{1}{I_D(V_M)} \frac{k_n V_{DSATn} + k_p V_{DSATp}}{\lambda_n - \lambda_p} \approx \frac{1 + r}{\left(V_M - V_{Tn} - V_{DSATn}/2\right) \left(\lambda_n - \lambda_p\right)}$$

$$\approx \frac{1+r}{\left(V_{M}-V_{Tn}-V_{DSATn}/2\right)\left(\lambda_{n}-\lambda_{p}\right)}$$




Analog IC vs. Digital IC


Impact of Process Variations



Gain as a function of V_{DD}



$$V_{TH} = \pm 0.4 \text{V}$$




$$V_{DD\,\text{min}} > (2 \sim 4) \frac{kT}{q}$$
 $\phi_T = \frac{kT}{q} = 26mV (300\text{K})$

Outline




- Inverter Basic Characteristics
- Static Behavior
- Dynamic Behavior
 - Propagation delay: first-order analysis
 - Propagation delay from perspective
- Power, Energy

C_L in CMOS Inverters




Inverter Propagation Delay

☐ Propagation delay is proportional to the time-constant of the network formed by the pull-down resistor and the load capacitance




a symmetrical VTC

Appendix: Equivalent Resistance




Transient Response



Delay as a function of VDD

? How to manipulate or optimize the delay?



Design for Propagation Delay

□ Reduce C_L

- internal diffusion capacitance of the gate itself
 - keep the drain diffusion as small as possible
- interconnect capacitance
- Fanout capacitance
- □ Increase W/L ratio of the transistor the most powerful and effective performance optimization tool in the hands of the designer
 - self-loading! $C_{inc} > C_{ext}$

□ Increase V_{DD}

- trade-off: energy vs. performance
- increasing V_{DD} above a certain level yields only very minimal improvements
- reliability: oxide breakdown, hot-electron effects


Outline



- Inverter Basic Characteristics
- Static Behavior
- Dynamic Behavior
 - Propagation Delay: First-order Analysis
 - Propagation Delay from Perspective
 - ✓ NMOS/PMOS Ratio
 - ✓ Sizing Inverters for Performance
 - ✓ Sizing a Chain of Inverters and its Stage
 - Rise/fall Time of Input Signal
 - Delay in Long Interconnect Wires

NMOS/PMOS Ratio

- Symmetrical VT and $t_{pHL} = t_{pLH}$: $\beta = (W/L_p)/(W/L_n) = 3 \sim 3.5$
- ☐ If speed is the only concern, reduce the width of the PMOS device



$$t_p = \left(t_{pHL} + t_{pLH}\right) / 2$$

widening PMOS degrades t_{pHL} due to larger parasitic capacitance

$$\frac{\partial t_p}{\partial \beta} = 0 \Longrightarrow \beta_{opt} = \sqrt{\gamma (1 + \frac{C_w}{C_{dn1} + C_{gn2}})}$$

- \square β of 2.4 (= 31 kΩ/13 kΩ): symmetrical response
- **□** β of 1.6 to 1.9: optimal performance

Device Sizing for Performance

- Divide capacitive load, C_L , into C_L ,= C_{int} + C_{ext}
 - C_{int}: intrinsic (self-loading) cap diffusion and gate-drain (Miller) effect
 - C_{ext}: extrinsic load cap- wiring and fanout $t_p = 0.69 R_{eq} C_{int} (1 + C_{ext}/C_{int}) = t_{p0} (1 + C_{ext}/C_{int})$
 - intrinsic delay (unloaded, $C_{ext}=0$) $t_{p0} = 0.69 R_{eq} C_{int}$
- Size factor: S (reference gate)


$$C_{int} = SC_{iref}$$

$$t_{\rm p} = 0.69 \; {\rm R}_{\rm eq} \; {\rm C}_{\rm int} \; (1 + {\rm C}_{\rm ext} / {\rm C}_{\rm int})$$

= $t_{\rm p0} \; (1 + {\rm C}_{\rm ext} / {\rm SC}_{\rm iref})$

-- t_{p0} : the size of gate χ technology and layout $\sqrt{}$

-- S↑,
$$t_p$$
 -> t_{p0}




Impact of Fanout on Delay

- □ C_{ext}: a function of the fanout of the gate
 The larger the fanout, the larger the external load.
- Determine the input loading effect of the inverter.
 - Both C_g and C_{int} are proportional to the **gate sizing** $C_{int} = \gamma C_g$ $t_p = t_{p0} \left(1 + C_{ext} / \gamma C_g \right) = t_{p0} \left(1 + f \right) \gamma$ the effective fan-out: $f = C_{ext} / C_g$
 - The delay of an inverter is a function of f

Apply to Inverter Chain

Goal: minimize the delay through an inverter chain



The delay of the *j*-th inverter stage:

$$t_{p,j} = t_{p0} (1 + C_{g,j+1}/(\gamma C_{g,j})) = t_{p0} (1 + f_j/\gamma)$$
and $t_p = t_{p1} + t_{p2} + \ldots + t_{pN}$ \longrightarrow $t_p = \sum t_{p,j} = t_{p0} \sum (1 + C_{g,j+1}/(\gamma C_{g,j}))$

$$\frac{\partial t_p}{\partial C_{g,j}} = 0 \quad \square \qquad C_{g,j+1}/C_{g,j} = C_{g,j}/C_{g,j-1} \qquad C_{g,j} = \sqrt{C_{g,j-1}C_{g,j+1}}$$



The optimum size of each inverter is the **geometric mean of its neighbors sizes**.


Apply to Inverter Chain

The optimum size of each inverter will have the same effective fan-out and the same delay $f = \sqrt[N]{C_L/C_{g,1}} = \sqrt[N]{F}$

F: the overall effective fan-out of the circuit ($F = C_L/C_{q,1}$)

The minimum delay through the inverter chain is

$$t_p = Nt_{p0} \left(1 + \sqrt[N]{F} / \gamma \right)$$



 C_L/C_1 has to be evenly distributed across N = 3 stages: $f = \sqrt[3]{8} = 2$


Optimum Stages N in Inverter Chain

 \square What is the optimal value for N given $F(=f^{\lor})$?

$$t_p = Nt_{p0} \left(1 + \sqrt[N]{F}/\gamma\right)$$
 $f = \exp(1 + \gamma/f)$


- if N is too large, the intrinsic delay of the stages becomes dominate
- if *N* is too small, the **effective fan-out** of each stage becomes dominate
- The optimal number of stages: $N = \ln(F)$ the effective fanout of each stage f = 2.71828 = e

Optimum Effective Fan-Out



- ☐ Choosing f larger than optimum has little effect on delay and reduces the number of stages (and area).
 - □ Common practice to use: f = 4 (for $\gamma = 1$)
 - But too many stages has a substantial negative impact on delay

Example: Inverter (Buffer) Staging



Example: Impact of Buffer Staging

$ F (\gamma = 1) $	Unbuffered	Two Stage Chain	Opt. Inverter Chain
10	11	8.3	8.3
100	101	22	16.5
1,000	1001	65	24.8
10,000	10,001	202	33.1

$$t_p = Nt_{p0} \left(1 + \sqrt[N]{F} / \gamma \right)$$



When driving very large C_L , the impressive speed-up obtained with cascaded inverters.


Input Signal Rise/Fall Time

□ In reality, the input signal changes gradually (and both PMOS and NMOS conduct for a brief time). This affects the current available for charging/discharging C₁ and impacts propagation delay.

 t_p increases linearly with increasing input slope, t_s , once $t_s > t_p$

 t_s is due to the limited driving capability of the preceding gate

$$t_p^i = t_{step}^i + \eta t_{step}^{i-1}$$




for a minimum-size inverter with a fan-out of a single gate

Design Challenge

- Keep signal rise times smaller than or equal to the gate propagation delays.
 - Good for performance
 - Good for power consumption
- Keep rise and fall times of the signals small and of approximately equal values is one of the major challenges in high-performance designs - slope engineering.

Delay with Long Interconnects

When gates are farther apart, wire capacitance and resistance can no longer be ignored.



$$\begin{aligned} t_{p} &= 0.69 R_{dr} C_{int} + (0.69 R_{dr} + 0.38 R_{w}) C_{w} + 0.69 (R_{dr} + R_{w}) C_{fan} \\ &= 0.69 R_{dr} (C_{int} + C_{fan}) + 0.69 (R_{dr} c_{w} + r_{w} C_{fan}) + 0.38 r_{w} c_{w} C_{w} \\ &= where \ R_{dr} = (R_{eqn} + R_{eqp})/2 \end{aligned}$$

Wire delay rapidly becomes the dominate factor (due to the quadratic term) in the delay budget for longer wires.

Add buffer per > 200µm wire

Outline




- Inverter Basic Characteristics
- Static Behavior
- Dynamic Behavior
- Power, Energy
 - Dynamic Power Consumption
 - Static Consumption

Where Does Power Go?

- ☐ Dynamic Power: P_{dynamic} = P_{switching} + P_{shortcircuit}
 - Charging and Discharging Capacitors
 - Short Circuit Currents: Short Circuit Path between Supply Rails during Switching
- Static Power: $P_{\text{static}} = (I_{\text{sub}} + I_{\text{junct}} + I_{\text{gate}})V_{\text{DD}}$
 - Leakage Static Consumption: OFF devices
 Subthreshold Leakage
 Junction Leakage
 Gate Leakage

Dynamic Power Consumption



■ When the gate output rises

$$E_{VDD} = \int_0^\infty i_{VDD} V_{DD} dt = \dots = C_L V_{DD}^{2}$$

taken from the supply during the transition.


$$E_C = \int_0^\infty i_{VDD} V_{out} dt = \dots = C_L V_{DD}^2 / 2$$

stored on the capacitor at the end of the transition

Half the energy from V_{DD} is dissipated in the PMOS transistor as heat, other half stored in capacitor

- ☐ When the gate output falls
 - -- Energy in capacitor is dumped to GND
 - -- Dissipated as heat in the nMOS transistor

Switching Waveforms



Switching Power and Activity Factor

$$P_{\text{switching}} = \frac{1}{T} \int_{0}^{T} i_{DD}(t) V_{DD} dt = \frac{V_{DD}}{T} \int_{0}^{T} i_{DD}(t) dt = \frac{V_{DD}}{T} \left[Tf_{\text{sw}} C V_{DD} \right]$$

$$= C V_{DD}^{2} f_{\text{sw}}$$

$$= C V_{DD}^{2} f_{\text{sw}}$$

Suppose the system clock frequency = f, $f_{sw} = \alpha f$ (a = activity factor) If the signal is a clock, a = 1 If the signal switches once per cycle, a = $\frac{1}{2}$

$$P_{\text{switching}} = \alpha C V_{DD}^{2} f$$

$$P_{dyn} = C_{L} V_{DD}^{2} f_{0->1}$$

the power consumption as the gate is switched on and off times per second


Switching activity开关活动性


Switching Power

Supply voltage: Capacitance: function of fanout, scaling with wire length, generations transistor sizes Activity factor: how Clock frequency: scaling with often on average generations wires switch

Dissipation Due to Direct-Path Currents

- In actual designs, the assumption of the of the input wave forms is not correct. zero rise and fall times
- The finite slope of the input signal causes a direct current path between VDD and GND for a short period of time during switching, while the NMOS and PMOS are conducting simultaneously.
 - Leads to a blip of "short circuit" current.






$$E_{dp} = t_{sc} V_{DD} I_{peak}$$

$$P_{dp} = t_{sc} V_{DD} I_{peak} f = C_{sc} V_{DD}^2 f$$


$$t_{sc} = \frac{V_{DD} - 2V_T}{V_{DD}} t_s$$

Short Circuit Currents



I_{peak} depends on the saturation current of P/N MOS and the ration between input and output slopes (C_I)

- Keep the input and output rise/fall times the same
- If Vdd < Vtn + |Vtp|, the short circuit power is eliminated since both devices are never on at the same time



Dynamic Power Example


- 1 billion transistor chip
 - 50M logic transistors
 - Average width: 12 λ
 - Activity factor = 0.1
 - 950M memory transistors
 - Average width: 4 λ
 - ☐ Activity factor = 0.02
 - 1.0 V 65 nm process (with 50 nm drawn channel lengths and λ= 25 nm)
 - C = 1 fF/mm (gate) + 0.8 fF/mm (diffusion)
- ☐ Estimate dynamic power consumption @ 1 GHz. Neglect wire capacitance and short-circuit current.

$$C_{\text{logic}} = (50 \times 10^6)(12\lambda)(0.025 \mu m / \lambda)(1.8 fF / \mu m) = 27 \text{ nF}$$

$$C_{\text{mem}} = (950 \times 10^6)(4\lambda)(0.025 \mu m / \lambda)(1.8 fF / \mu m) = 171 \text{ nF}$$

$$P_{\text{dynamic}} = \left[0.1C_{\text{logic}} + 0.02C_{\text{mem}} \right] (1.0)^2 (1.0 \text{ GHz}) = 6.1 \text{ W}$$

Static Consumption




Sub-threshold current one of most compelling issues in low-energy circuit design!

Typical values in 65 nm $I_{off} = 100 \text{ nA/}\mu\text{m} @ V_t = 0.3 \text{ V} \\ I_{off} = 10 \text{ nA/}\mu\text{m} @ V_t = 0.4 \text{ V} \\ I_{off} = 1 \text{ nA/}\mu\text{m} @ V_t = 0.5 \text{ V} \\ \eta = 0.1 \text{ } k_{\gamma} = 0.1 \\ S = 100 \text{ mV/decade}$

Tunneling leakage from reverse-biased p-n junctions -- Between diffusion and substrate or well

Static Consumption



Leakage control is critical for low-voltage operation


Leakage Dependence on Vt

TSMC Processes Leakage and Vt

	CL018 G	CL018 LP	CL018 ULP	CL018 HS	CL015 HS	CL013 HS
V_{dd}	1.8 V	1.8 V	1.8 V	2 V	1.5 V	1.2 V
T _{ox} (effective)	42 Å	42 Å	42 Å	42 Å	29 Å	24 Å
L_{gate}	0.16 μm	0.16 μm	0.18 μm	0.13 μm	0.11 μm	0.08 μm
I _{DSat} (n/p) (μA/μm)	600/260	500/180	320/130	780/360	860/370	920/400
I _{off} (leakage) (pA/μm)	20	1.60	0.15	300	1,800	13,000
V_{Tn}	0.42 V	0.63 V	0.73 V	0.40 V	0.29 V	0.25 V
FET Perf. (GHz)	30	22	14	43	52	80

Exponential dependence

Leakage Dependence on Temperature



Putting it all together

$$P_{total} = P_{dyn} + P_{dp} + P_{stat}$$
 become more and more important
$$= (C_L V_{DD})^2 + V_{DD} I_{peak} t_s f_{0->1} + V_{DD} I_{leak}$$
 the dominant factor

can be kept within bounds

by careful design

集成电路原理与设计

Summary




- Inverter Basic Characteristics
- Static Behavior
 - Voltage transfer Characteristics
 - Switching threshold
- Dynamic Behavior
 - Propagation Delay: First-order Analysis
 - Propagation Delay from Perspective
- Power, Energy



集成电路原理与设计 11.反相器

宋美 shuangsonghz@zju.edu.cn

Cascaded driver circuit



Optimal sizing

- Use a chain of inverters, each stage has transistors a larger than previous stage.
- Minimize total delay through driver chain:
 - $> t_{tot} = n(C_{big}/C_g)^{1/n} t_{min}.$
- Optimal number of stages:
 - \rightarrow $n_{opt} = In(C_{big}/C_g).$
- Driver sizes are exponentially tapered with size ratio a.

Layout example of buffers insertion

