浙江大学 20<u>20</u> - 20<u>21</u> 学年<u>秋冬</u>学期 《计算机组成与设计》课程期末考试试卷

课程号: 67190020 , 开课学院: _信息与电子工程学院_

考试试卷: √A卷、B卷(请在选定项上打√)

考试形式: √闭、开卷(请在选定项上打√),

允许带1张A4 大小的手写资料和计算器入场

考试日期: <u>2021</u>年<u>1</u>月<u>23</u>日,考试时间: <u>120</u>分钟

诚信考试,沉着应考,杜绝违纪。

考生姓名:			学号:		所属院系(专业):			-		
题序	-	_	=	三	四	五	六	七	八	总
得分										
评卷人										
I.	C	HΩ	ICE (60	noints)						
1.			` .		hat's the	total size	of address l	bits and da	ta bits? (C)
	. For a memory unit of 512 kB, what's the total size of address bits and data bits? (C) 17 B. 19 C. 27 D. 36					,				
	-,		2.19	o. 2 , 2						
2.	For X	= -0	.0011, Y =	-0.0101, w	hat's the	2's compl	ement of (X+Y)? (D)	
	1.1100		B. 1.1		C. 1.	_	D. 1.1		,	
3.		is g	enerally us	ed to increa	ase the a	pparent siz	e of physic	al memory	v. (B)	
	A. Secondary memory B. Virtual memory C. Hard disk D. Disks									
4.	The ti	ma d	alay batıya	on two suo	aassiwa i	nitiations s	of mamany	operation	is . (.	A)
7.			-				-	operation	. (A)
		A. Memory access time B. Memory search time C. Memory cycle time D. Instruction delay								
	C. 1.10		, 0,010 11111		D. 111	sin de tron d	.ciu j			
5.	When	perf	orming a lo	ooping ope	ration, th	ne instruction	on gets stor	red in the	.(B)	ı
	A. R	-	_	B. Cac			stem heap		. System sta	
6.	The in	otmi	otion "lw v	5 40(x6)"	doos	(C)				
0.	The instruction "lw x5, $40(x6)$ " does (C) A. Loads the value of x5 and stores it x6									
	B. Loads the value of x5 and stores it in Memory[x6 + 40]									
	C. Loads the value in Memory[x6 + 40] and stores it in x5									
				of $x6$ and $s1$	-	=				
						7.	-			
7	The ac	ldres	sing mode	which mal	ces lise o	of both regi	ster file an	d memory	is (C)

	A. Immediate addressing	B. Register ac	B. Register addressing					
	C. Base addressing	D. PC-relative	D. PC-relative addressing					
8.	In a system which has 64 registers, the register id is long. (D)							
	A. 32-bit B. 8-	-bit C. 5-bit	D. 6-bit					
9.	The processor keeps track of the result of its operations using flags called (A)							
	A. Conditional code flag	B. Test o	output flags					
	C. Type flags	D. None	of the mentioned					
10.	The wrong statement/s regarding interrupts and subroutines among the following is/are (D)							
	i) The subroutine and inte	errupts have a return statemen	nt					
	ii) Both of them alter the content of the PC							
	iii) Both are software oriented							
	iv) Both can be initiated by the user							
	A. i, ii, and iv	B. ii and iii						
	C. iv	D. iii and iv						
11.	The execution of the following the following $x5,0(x6)$ and $x5,0(x6)$	owing two instructions may h	ave the (A)					
Δ	A. RAW (Read after Write)	B. WAW (Wr	ite after Write)					
	C. WAR (Write after Read)	•	·					
12.	For a 32-bit cache-memor	ry system, a 32KB, 4-way set-	associative cache has 2 words cache line					
	size, how many bits are tl	here in such cache's tag? (A))					
	A: 19 B: 2	1 C: 23	D: 25					
13.			%, and penalty to access the cache and an infer that the average memory access					
A	$\Lambda: (1+10)/2$	B: 10×5	5% + 1×95%					
	C: $(10+1)\times5\% + 1\times95\%$	D: 10×9	95% + 1×5%					
14.	Which of the following c	ache designer guideline is no	t valid? (B)					
A. I	Fully associative caches ha	ave no conflict misses.						
B. I	n reducing misses, associa	ativity is more important than	capacity.					
C. 7	The higher the memory ba	ndwidth, the larger the cache	block.					
D. 7	The shorter the memory la	tency, the smaller the cache b	block.					

15	For the following	na memory acc	ess nattern: 1	5163 wh	nat's the content of a 4-entries, direct-
13.	mapped cache,	-	-		
A:	mapped edene,	assuming earne	o is vacant at t	are segmini	5. (11)
		1	6	3	
B:				I	
	1	6	3	5	
C:		1	 	I	
	5	6	3		
D:				<u>.</u>	
		6	3		
II.	TRUE O	R FALSE (10) points)		
1.	-	-	ed by improv	ing the med	chanisms for data transfer between the
	different levels		(T)		
2.	For forwarding you need only look at the data available in the WB stage. (F)				
3.	In a system where multiple programs are running, the physical address space must be larger				
	than the total size of the virtual address spaces. (F)				
4.	In set associative and associative mapping there exists less flexibility. (F)				
5.	When using the Big Endian assignment to store a number, the sign bits of the number is stored				
	in the lower order byte of the word. (F)				
6.	The order in which the return addresses are generated and used is First-In-First-Out. (F)				
7.					
0	compensates for the high memory access time. (F)				
8.	Pipelining improves performance by increasing instruction throughput. (T)				
9. 10	A write-through cache typically requires more bus bandwidth than a write-back cache. (T) 1. An executable binary file that can run on a RISC-V CPU may not be able to execute on				
10.	another RISC-V CPU. (T)				
	anounci Misc-	(CI U. (I)			
Write the answers here:,,,,,					
write the answers here,,,,,,,					

III. Assembly and Pipeline (10 points)

Consider the following RISC-V assembly code, where \$result, \$A, \$B, and \$C represent the registers that are used to store the addresses of the variables result, A, B, and C.

```
lw x1, 0($C)
lw x2, 0($A)
mul x3, x1, x2
lw x4, 0($B)
mul x5, x1, x4
sub x6, x5, x3
lw x7, 0($result)
add x8, x7, x6
sw x8, 0($result)
```

The table below gives the instruction latencies for a simple pipeline implementation of an in-order issue, out-of-order completion CPU (an instruction can be issued as long as its operands are ready and the previous instruction is issued, do not worry about forwarding, cache misses and hits):

Assembly instruction formats	Instruction latency (# of cycles)		
lw x1, #offset(x2)	8		
sw x1, #offset(x2)	8		
add x1, x2, x3	6		
sub x1, x2, x3	6		
mul x1, x2, x3	10		

1. Transform the assembly code into C code.

```
// A, B, C, result are global variables
int *A, *B, *C, *result;

void foo() {
    // write your code here
    *result = *result + *C * (*B - *A);
}
```

2. What's the execution time of this assembly code?

```
51 cycles
```

3. Optimize the assembly code to minimize the execution time. Write down the minimal execution time and the assembly code after optimization. You should rename the registers to make sure new registers appear in ascending order. (e.g. x1, x2, x3, ...) The table below may help you.


Instruction	Start cycle	End cycle
lw x1, 0(\$A)	1	8
lw x2, 0(\$B)	2	9
lw x3, 0(\$C)	3	10
lw x4, 0(\$result)	4	11
sub x5, x2, x1	10	15
mul x6, x3, x5	16	25
add x7, x4, x6	26	31
sw x7, 0(\$result)	32	39

39 cycles

IV. Cache Mapping (10 points)

A computer system has a 128-byte cache. It uses four-way set-associative mapping with 8 bytes in each block. The physical address size is 32 bits, and the smallest addressable unit is 1 byte.

1. Draw a diagram showing the organization of the cache and indicating how physical addresses are related to the cache addresses.



2.	To what block frames of the cache can the address 0x000010AF be assigned?

3. If the addresses 0x000010AF and 0xFFFF7AXY can be simultaneously assigned to the same cache set, what values can the address digits X and Y have?

Any block frame in set 1

V. Virtual Memory (10 points)

Suppose that a system has a 32-bit (4GB) virtual address space. It has 4GB of physical memory, and uses 4kB pages. Assume each page table entry is 32-bit long and there are 100 programs running in the system at the same time.

1. If this system uses a single-level page table, calculate the total size of the page tables.

```
4 MB * 100 = 400 MB
```

2. If this system uses a two-level page table, what's the **smallest possible** size of all page tables in the memory? In such case, how many bits are there in the 1st-level and 2nd-level page number?

```
(4 \text{ kB} + 4 \text{ kB}) * 100 = 800 \text{ kB}
10 bits and 10 bits
```