```
fpga_outfifo
+ aclr
+ data
+ rdclk
+ rdreg
+ wrclk
+ wrreq
+ q
+ rdempty
+ rdusedw
+ wrfull
+ wrusedw
+ ieee
+ std_logic_1164
+ altera mf
+ all
```