```
dig1 test data
+ dev family
+ iq width
+ clk
+ reset n
+ trxiqpulse
+ ddr en
+ mimo_en
+ ch en
+ fidm
+ fifo wrfull
+ fifo wrrea
+ fifo a
+ ieee
+ std logic 1164
+ numeric std
```