```
ddr2 full mem model
      ram module
+ data
+ rdaddress
+ rdclken
+ wraddress
+ wrclock
+ wren
+ q
+ altera
+ altera europa support lib
+ altera mf
+ altera mf components
+ ieee
+ std_logic 1164
+ std logic arith
```

+ std logic unsigned