```
arch
+ test ptrn en sync
+ reset n sync
+ tx pct loss sync
+ tx pct loss clr sync
+ sample width sync
+ mode sync
+ trxiqpulse sync
+ ddr en sync
+ mimo en sync
+ ch en sync
and 24 more...
+ ftr1_trigger_hold()
```

+ delay registers()