```
ddri
+ aclr
+ datain
+ inclock
+ dataout h
+ dataout I
+ ieee
+ std_logic_1164
+ altera mf
+ altera mf components
```