```
arch
+ inst0 dig out h
+ inst0 dig out I
+ inst0 reset n
+ inst2 data h
+ inst2 data I
+ inst3 reset n
+ mux0 dig h
+ mux0 dig I
+ mux0 dig h reg
```

+ mux0\_diq\_I\_reg + PROCESS 348()