```
arch
+ inst1 data out h
+ inst1 data out I
+ dddin data
+ inst2 wrea
+ ins2 rdreg
+ inst2 wrfull
+ inst2 a
+ inst2 rdepty
+ lms7002 ddin
+ fifo inst
```