```
rd tx fifo
+ sampl width
+ clk
+ reset n
+ fr start
+ ch en
+ mimo en
+ fifo empty
+ fifo data
+ fifo read
+ dia h
+ dig I
+ ieee
+ std logic 1164
+ numeric std
```