```
wr rx fifo v3
+ sample wdth
+ clk
+ reset n
+ fr start
+ mimo en
+ ch en
+ en
+ diq h
+ dia I
+ diq
+ fifo wr
+ fifo wfull
+ ieee
+ std logic 1164
+ numeric std
```