```
wr rx fifo v3
           + sample_wdth
           + clk
           + reset n
           + fr start
           + mimo en
           + ch en
           + en
           + diq h
           + dig I
           + dia
           + fifo wr
           + fifo wfull
           + ieee
           + std logic 1164
           + numeric std
             diq2_samples
             + dev family
             + diq_width
             + ch num
             + fifo_wrsize
             + clk iopll
             + clk iodirect
             + clk
             + reset n
             + en
             + rxiq
             and 13 more...
 LTE_rx_path
                            rx_path
+ dev_family
                         + dev_family
+ diq_width
                         + diq_width
+ infifo_wrsize
                         + infifo_wrsize
+ outfifo size
                         + outfifo size
+ reset
                         + clk_iopll
                         + clk iodirect
+ en
+ data src
                         + clk
+ outfifo full
                         + reset n
+ DIQ2 IQSEL2
                         + en
+ mimo en
                         + DIQ2
and 15 more...
                         and 18 more...
```