```
simple rea(2)
+ clk
+ reset n
+ d
+ a
+ ieee
+ std logic 1164
+ numeric std
  phase_shift
+ reg chain size
+ clk
+ reset n
+ clk in
+ load reg
+ reg sel
+ clk out
+ ieee
+ std logic 1164
+ numeric std
```