```
fpga_pll
+ areset
+ inclk0
+c0
+ locked
+ ieee
+ std_logic_1164
+ altera mf
+ all
```