

lime::FPGA::SetDirectClocking



```
graph LR; A[lime::FPGA::SetDirectClocking] --> B[lime::ReportError]; B --> C[errToStr];
```

lime::ReportError

errToStr