```
lime::FPGA::FPGA PLL
clock
```

+ outFrequency + phaseShift deg

+ index

+ bypass

+ rd actualFrequency + FPGA PLL clock()

+ findPhase