```
lime::FPGA DataPacket
+ reserved
+ counter
+ data
+ ftr0
+ ftr1
```