









```
Lab5_top.v × slow_clkgen.v × scroll.v* × convert.v × seg7_driver.v ×
     D:/lab5b/seg7_driver.v
     Q 🗎 🛧 🥕 X 📵 🗈 🗙 // 🔳 Q
     15 module seg7_driver(
     16
                input clk,
                                                   // 100Mz system clock
      17
                 input rst.
                                                  // Active high rst
                 input sel,
                                                   // The sel input
      19
                 input [15:0] value, // the 4 digits to be displayed (each 4-bits) input [3:0] anode_d, // active low 4-bit anode driver. 0000 turn.
                 input [3:0] anode_d, // active low 4-bit anode driver. 0000 turns all ON.

output reg [6:0] seg_L, // 7-bit active low segment

output reg [3:0] anode_L // anode driver output to select the correct 7 seg display
      20
      21
       23
       24
                  wire [1:0] seg7 clk;
       26
                  wire [15:0] value_sel;
 >
       27
                  reg [19:0] count;
×
                  reg [3:0] selnum;
                  // This always block and the following assign statement generate // The Two bit SLOW clock, from the 100MHz system clock (clx) for the 7 seg anodes
        30 ⊖
o
        31 (A)
32 (D)
                   always@(posedge(clk))
         33 ⊖
                                         // rst is the middle push button
                      if (rst)
         34
                           count <= 20'b0;
         35
                       else
         36 白
                          count <= count+1'bl;
         37
                                                          // select the 2 MSBs to drive the 7 seg anodes
                    assign seg7 clk = count[19:18];
         39
                    assign value_sel = (sel) ? {8'h22, benchNo_10, benchNo_1} : value;
         410
                     // 1. The value displayed on each 7-seg display (selnum(3:0])
// 2. The one-hot active low 7 seg display anode select signals (anode_L[3:0])
always @ *
          43 (D)
44 (D)
45 (D)
                     begin
case (seg7_clk)
```

```
Lab5_top.v x slow_clkgen.v
                               × scroll.v*
                                            × convert.v × seg7_driver.v
   D:/lab5b/seg7_driver.v
   Q 🕍 🛧 🥕 🔏 🖺 🛣 📈 🎟 Q
   40
   41 ⊖
             // This always block generates
    42 :
             // 1. The value displayed on each 7-seg display (selnum[3:0])
             // 2. The one-hot active low 7 seg display anode select signals (anode_L[3:0])
    43 🖨
    44 🖯
             always @ *
    45 🖨
             begin
    46 E
                  case (seg7_clk)
    47 0
                     2'd0 : begin
     48 :
                                anode_L = {1'b1, 1'b1, 1'b1, anode_d[0]};
     49
                                 selnum = value_sel[3:0];
     50 (
     51 🖯
                     2'dl : begin
     52
                                 anode_L = {1'bl, 1'bl, anode_d[1], 1'bl};
     53
>
                                 selnum = value_sel[7:4];
     54 🖨
                             end
     55 ⊖
                      2'd2 : begin
     56 :
                                anode_L = {1'b1, anode_d[2], 1'b1, 1'b1};
                                                                                                    I
ø
                                  selnum = value_sel[11:8];
      58 (
                              end
      59 E
                      2'd3 : begin
      60 :
                                anode_L = {anode_d[3], 1'b1, 1'b1, 1'b1};
       61
                                  selnum = value_sel[15:12];
                              end
       62 🖨
       63 🖨
       64 🖨
       65
       67 :
       68 A // Enter your Bench Number here. If required, add the offset given
               wire [3:0] benchNo_10 = 4'dl; // Enter the tens digit of YOUR bench number wire [3:0] benchNo_1 = 4'd0; // Enter the ones digit of YOUR bench number
        69
        70 :
        73 : // the 7 -bit segments
```

