

# Dual, 26V<sub>IN</sub>, 4A DC/DC µModule Regulator

#### **FEATURES**

- Complete Standalone Power Supply
- Wide Input Voltage Range: 4.5V to 26.5V (EXTV<sub>CC</sub> Available for V<sub>IN</sub> ≤ 5.5V)
- Dual 180° Out-of-Phase Outputs with 4A DC Typical. 5A Peak Output Current for Each
- Dual Outputs with 0.8V to 5V V<sub>OUT</sub> Range
- Output Voltage Tracking
- ±1.5% Maximum Total DC Output Error
- Current Mode Control/Fast Transient Response
- Power Good
- Phase-Lockable Fixed Frequency 250kHz to 780kHz
- On Board Frequency Synchronization
- Parallel Current Sharing
- Selectable Burst Mode® Operation
- Output Overvoltage Protection
- Small Surface Mount Footprint, Low Profile (15mm × 15mm × 2.8mm) LGA Package

#### **APPLICATIONS**

- Telecom and Networking Equipment
- Servers
- Storage Cards
- ATCA Cards
- Industrial Equipment
- Point of Load Regulation

**Δ**, LT, LTC, LTM, Linear Technology, the Linear logo, Burst Mode and μModule are registered trademarks and LTpowerCAD is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

#### DESCRIPTION

The LTM®4619 is a complete dual 4A step-down switching mode DC/DC power supply. Included in the package are the switching controller, power FETs, inductor, and all support components. Operating over input voltage ranges of 4.5V to 26.5V, the LTM4619 supports two outputs with voltage ranges of 0.8V to 5V, each set by a single external resistor. Its high efficiency design delivers 4A continuous current (5A peak) for each output.


High switching frequency and a current mode architecture enable a very fast transient response to line and load changes without sacrificing stability. The two outputs are interleaved with 180° phase to minimize the ripple noise and reduce the I/O capacitors. The device supports frequency synchronization and output voltage tracking for supply rail sequencing. Burst Mode operation or pulse-skipping mode can be selected for light load operations.

Fault protection features include overvoltage protection, overcurrent protection and foldback current limit for short-circuit protection.


The low profile package (2.8mm) enables utilization of unused space on the bottom of PC boards for high density point of load regulation. The power module is offered in a space saving and thermally enhanced 15mm  $\times$  15mm  $\times$  2.8mm LGA package. The LTM4619 is Pb-free and RoHS compliant.

#### TYPICAL APPLICATION

Dual 4A 3.3V/2.5V DC/DC µModule® Regulator



#### Efficiency and Power Loss at 12V input



4619fa




#### **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

V <sub>IN</sub>	0.3V to 28V
INTV <sub>CC</sub> , PGOOD, RUN1, RUN2, EXTV <sub>CC</sub> .	
COMP1, COMP2, V <sub>FB1</sub> , V <sub>FB2</sub> ,	0.3V to 2.7V
MODE/PLLIN, TK/SS1, TK/SS2,	
FREQ/PLLFLTR	-0.3V to INTV <sub>CC</sub>
V <sub>OUT1</sub> , V <sub>OUT2</sub>	0.8V to 5V
Internal Operating Temperature Range	
(Note 2)	-40°C to 125°C
Maximum Reflow Body Temperature	245°C
Storage Temperature Range	−55°C to 125°C

#### PIN CONFIGURATION



#### ORDER INFORMATION

LEAD FREE FINISH	TRAY	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE	
LTM4619EV#PBF	LTM4619EV#PBF	LTM4619V	144-Lead (15mm × 15mm × 2.8mm) LGA	-40°C to 125°C	
LTM4619IV#PBF	LTM4619IV#PBF	LTM4619V	144-Lead (15mm × 15mm × 2.8mm) LGA	-40°C to 125°C	

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

This product is only offered in trays. For more information go to: http://www.linear.com/packaging/

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full internal operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ , $V_{IN} = 12V$ (Note 2). Per typical application in Figure 18. Specified as each channel. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>IN(DC)</sub>	Input DC Voltage	$V_{IN} \le 5.5 V$ , Connect $V_{IN}$ and $INTV_{CC}$ Together	•	4.5		26.5	V
V <sub>OUT1, 2</sub> (RANGE)	Output Voltage Range	V <sub>IN</sub> = 5.5V to 26.5V	•	0.8		5.0	V
V <sub>OUT1, 2(DC)</sub>	Output Voltage	$C_{IN}$ = 10 $\mu$ F ×1, $C_{OUT}$ = 100 $\mu$ F Ceramic, 100 $\mu$ F POSCAP, $R_{SET}$ = 28.0k $\Omega$ $V_{IN}$ = 12V, $V_{OUT}$ = 2.5V, $I_{OUT}$ = 0A $V_{IN}$ = 12V, $V_{OUT}$ = 2.5V, $I_{OUT}$ = 4A		2.483 2.470	2.52 2.52	2.557 2.570	V
Input Specification	ns						
V <sub>IN(UVLO)</sub>	Undervoltage Lockout Thresholds	V <sub>INTVCC</sub> Rising V <sub>INTVCC</sub> Falling		2.00 1.85	2.2 2.0	2.35 2.15	V
	•	•					/610fa



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full internal operating temperature range, otherwise specifications are at  $T_A = 25\,^{\circ}\text{C}$ ,  $V_{IN} = 12V$  (Note 2). Per typical application in Figure 18. Specified as each channel. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
INRUSH(VIN)	Input Inrush Current at Start-Up	$I_{OUT}$ = 0A, $C_{IN}$ = 10 $\mu$ F, $C_{OUT}$ = 100 $\mu$ F, $V_{OUT}$ = 2.5V $V_{IN}$ = 12V			0.25		A
I <sub>Q(VIN)</sub>	Input Supply Bias Current	$\begin{array}{l} V_{IN}=12\text{V, } V_{OUT1}=2.5\text{V, Switching Continuous} \\ V_{IN}=12\text{V, } V_{OUT2}=2.5\text{V, Switching Continuous} \\ V_{IN}=26.5\text{V, } V_{OUT1}=2.5\text{V, Switching Continuous} \\ V_{IN}=26.5\text{V, } V_{OUT2}=2.5\text{V, Switching Continuous} \\ \text{Shutdown, RUN}=0, V_{IN}=20\text{V} \end{array}$			30 30 40 40 40		mA mA mA μA
I <sub>S(VIN)</sub>	Input Supply Current	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 2.5V, I <sub>OUT</sub> = 4A V <sub>IN</sub> = 26.5V, V <sub>OUT</sub> = 2.5V, I <sub>OUT</sub> = 4A			0.97 0.480		A A
INTV <sub>CC</sub>	Internal V <sub>CC</sub> Voltage	V <sub>IN</sub> = 12V, V <sub>RUN</sub> > 2V, No Load		4.8	5	5.2	V
EXTV <sub>CC</sub>	EXTV <sub>CC</sub> Switchover Voltage	EXTV <sub>CC</sub> Ramping Positive	•	4.5	4.7		V
Output Specificat	ions						
I <sub>OUT1, 2(DC)</sub>	Output Continuous Current Range	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 2.5V (Note 5)		0		4	A
$\frac{\Delta V_{OUT1(LINE)}}{V_{OUT(NOM)}}$	Line Regulation Accuracy	V <sub>OUT</sub> = 2.5V, V <sub>IN</sub> from 6V to 26.5V I <sub>OUT</sub> = 0A For Each Output	•		0.15 0.25	0.3 0.5	% %
$\frac{\Delta V_{OUT2(LINE)}}{V_{OUT(NOM)}}$	Line Regulation Accuracy	V <sub>OUT</sub> = 2.5V, V <sub>IN</sub> from 6V to 26.5V I <sub>OUT</sub> = 0A For Each Output	•		0.15 0.25	0.3 0.5	% %
$\frac{\Delta V_{OUT1(LOAD)}}{V_{OUT1(NOM)}}$	Load Regulation Accuracy	For Each Output, V <sub>OUT</sub> = 2.5V, 0A to 4A (Note 5) V <sub>IN</sub> = 12V	•		0.6	0.8	±%
$\frac{\Delta V_{OUT2(LOAD)}}{V_{OUT2(NOM)}}$	Load Regulation Accuracy	For Each Output, V <sub>OUT</sub> = 2.5V, 0A to 4A (Note 5) V <sub>IN</sub> = 12V			0.6	0.8	±%
V <sub>OUT1, 2(AC)</sub>	Output Ripple Voltage	$I_{OUT}$ = 0A, $C_{OUT}$ = 100 $\mu$ F X5R Ceramic $V_{IN}$ = 12V, $V_{OUT}$ = 2.5V $V_{IN}$ = 26.5V, $V_{OUT}$ = 2.5V			20 25		mV mV
$f_S$	Output Ripple Voltage Frequency	I <sub>OUT</sub> = 2A, V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 2.5V FREQ/PLLFLTR = INTV <sub>CC</sub>			780		kHz
$\Delta V_{OUTSTART}$	Turn-On Overshoot	$C_{OUT}$ = 100 $\mu$ F X5R Ceramic, $V_{OUT}$ = 2.5V, $I_{OUT}$ = 0A $V_{IN}$ = 12V $V_{IN}$ = 26.5V			10 10		mV mV
t <sub>START</sub>	Turn-On Time	C <sub>OUT</sub> = 100µF X5R Ceramic, V <sub>OUT</sub> = 2.5V, I <sub>OUT</sub> = 0A Resistive Load, V <sub>IN</sub> = 12V V <sub>IN</sub> = 26.5V			0.250 0.130		ms ms
ΔV <sub>OUTLS</sub>	Peak Deviation for Dynamic Load	Load: 0% to 50% to 0% of Full Load $C_{OUT}$ = 100 $\mu$ F X5R Ceramic, $V_{OUT}$ = 2.5V, $V_{IN}$ = 12V			15		mV
tsettle	Settling Time for Dynamic Load Step	Load: 0% to 50% to 0% of Full Load C <sub>OUT</sub> = 100µF X5R Ceramic,V <sub>OUT</sub> = 2.5V, V <sub>IN</sub> = 12V		10		μs	
I <sub>OUTPK</sub>	Output Current Limit	$C_{OUT} = 100 \mu F X5R Ceramic,$ $V_{IN} = 6V, V_{OUT} = 2.5V$ $V_{IN} = 26.5V, V_{OUT} = 2.5V$			12 11		A A
Control Section							
V <sub>FB1</sub> , V <sub>FB2</sub>	Voltage at V <sub>FB</sub> Pin			0.792 0.788	0.8 0.8	0.808 0.810	V
I <sub>TK/SS1, 2</sub>	Soft-Start Charge Current	$V_{TK/SS} = 0V, V_{0UT} = 2.5V$		0.9	1.3	1.7	μA
DF <sub>MAX</sub>	Maximum Duty Factor	In Dropout (Note 4)			97		%
t <sub>ON(MIN)</sub>	Minimum On-Time	(Note 4) 9		90		ns	



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full internal operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$  (Note 2). Per typical application in Figure 18. Specified as each channel. (Note 3)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
f <sub>NOM</sub>	Nominal Frequency	V <sub>FREQ</sub> = 1.2V	450	500	550	kHz
$f_{LOW}$	Lowest Frequency	V <sub>FREQ</sub> = 0V	210	250	290	kHz
f <sub>HIGH</sub>	Highest Frequency	V <sub>FREQ</sub> ≥ 2.4V	700	780	860	kHz
R <sub>MODE/PLLIN</sub>	MODE/PLLIN Input Resistance			250		kΩ
I <sub>FREQ</sub>	Frequency Setting Sinking Current Sourcing Current	f <sub>MODE</sub> > f <sub>OSC</sub> f <sub>MODE</sub> < f <sub>OSC</sub>		-13 13		μA μA
V <sub>RUN1, 2</sub>	RUN Pin ON/OFF Threshold	RUN Rising RUN Falling	1.1 1.02	1.22 1.14	1.35 1.27	V
R <sub>FB1</sub> , R <sub>FB2</sub>	Resistor Between V <sub>OUT</sub> and V <sub>FB</sub> Pins for Each Channel		60.1	60.4	60.7	kΩ
$\overline{V_{PGL}}$	PGOOD Voltage Low	I <sub>PGOOD</sub> = 2mA		0.1	0.3	V
I <sub>PGOOD</sub>	PGOOD Leakage Current	V <sub>PG00D</sub> = 5V			±2	μA
$\Delta V_{PGOOD}$	PGOOD Range	V <sub>FB</sub> Ramping Negative V <sub>FB</sub> Ramping Positive	–5 5	-7.5 7.5	-10 10	% %

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTM4619E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the full –40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4619I is guaranteed to meet specifications over the full


internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.


**Note 3:** The two outputs are tested separately and the same testing condition is applied to each output.


Note 4: 100% tested at wafer level only.

Note 5: See Output Current Derating curves for different  $V_{\text{IN}},\,V_{\text{OUT}}$  and  $T_{\text{A}}.$ 

## TYPICAL PERFORMANCE CHARACTERISTICS (Refer to Figures 18 and 19)








4619fa



## TYPICAL PERFORMANCE CHARACTERISTICS (Refer to Figures 18 and 19)


#### 1.2V Output Transient Response



6V<sub>IN</sub> 1.2V<sub>OUT</sub> AT 2A/μs LOAD STEP f = 780kHz

 $C_{OUT}$  2× 22 $\mu$ F, 6.3V X5R CERAMIC  $C_{OUT}$  1× 330 $\mu$ F, 6.3V SANYO POSCAP


#### 1.5V Output Transient Response



6V<sub>IN</sub> 1.5V<sub>OUT</sub> AT 2A/μs LOAD STEP f = 780kHz

 $C_{OUT} \simeq 22 \mu F$ , 6.3V X5R CERAMIC  $C_{OUT} \simeq 330 \mu F$ , 6.3V SANYO POSCAP


#### 2.5V Output Transient Response



6V<sub>IN</sub> 2.5V<sub>OUT</sub> AT 2A/μs LOAD STEP f = 780kHz

 $C_{OUT}$  2× 22 $\mu$ F, 6.3V X5R CERAMIC  $C_{OUT}$  1× 330 $\mu$ F, 6.3V SANYO POSCAP

#### 3.3V Output Transient Response




 $6V_{IN} \ 3.3V_{OUT} \ AT \ 2A/\mu s \ LOAD \ STEP$ 

f = 780kHz

 $C_{OUT}$  2× 22 $\mu$ F, 6.3V X5R CERAMIC COUT 1×330µF, 6.3V SANYO POSCAP

#### Start-Up, $I_{OUT} = 0A$




 $V_{IN} = 12V, V_{OUT} = 2.5V, I_{OUT} = 0A$   $C_{OUT} = 2 \times 22 \mu F 10V$ 

AND 1× 100µF 6.3V CERAMIC CAPs

C<sub>SOFTSTART</sub> = 0.1µF USE RUN PIN TO CONTROL START-UP

#### Start-Up, I<sub>OUT</sub> = 4A




V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 2.5V, I<sub>OUT</sub> = 4A RESISTIVE LOAD

 $C_{OUT} = 2 \times 22 \mu F 10 V$ , AND 1× 100µF 6.3V CERAMIC CAPS


C<sub>SOFTSTART</sub> = 0.1µF USE RUN PIN TO CONTROL START-UP

#### Short Circuit, $I_{OUT} = 0A$



$$\begin{split} &V_{IN}=12V,\,V_{OUT}=2.5V,\,I_{OUT}=0A\\ &C_{OUT}=2\times22\mu\text{F 10V},\\ &AND\ 1\times100\mu\text{F }6.3V\ \text{CERAMIC CAPs} \end{split}$$

#### Short Circuit, IOUT = 4A



$$\begin{split} &V_{IN}=12V,\,V_{OUT}=2.5V,\,I_{OUT}=4A\\ &C_{OUT}=2\times22\mu\text{F 10V},\\ &AND\ 1\times100\mu\text{F }6.3V\ \text{CERAMIC CAPs} \end{split}$$



#### PIN FUNCTIONS

 $V_{IN}$  (J1 to J3, J10 to J12, K1 to K4, K9 to K12, L1 to L5, L8 to L12, M1 to M12): Power Input Pins. Apply input voltage between these pins and PGND pins. Recommend placing input decoupling capacitance directly between  $V_{IN}$  pins and PGND pins. For  $V_{IN} < 5.5$ , tie  $V_{IN}$  and  $INTV_{CC}$  together.

V<sub>OUT1</sub>, V<sub>OUT2</sub> (A10 to D10, A11 to D11, A12 to D12, A1 to D1, A2 to D2, A3 to D3): Power Output Pins. Apply output load between these pins and PGND pins. Recommend placing output decoupling capacitance directly between these pins and PGND pins.

PGND (H1, H2, H4, H9, H11, H12, G1 to G12, F1 to F5, F7 to F12, E1 to E12, D4 to D9, C4 to C9, B4 to B9, A4 to A9): Power ground pins for both input and output returns.

**INTV<sub>CC</sub> (F6):** Internal 5V Regulator Output. This pin is for additional decoupling of the 5V internal regulator.

**EXTV**<sub>CC</sub> (J4): External Power Input to Controller. When EXTV<sub>CC</sub> is higher than 4.7V, the internal 5V regulator is disabled and external power supplies current to reduce the power dissipation in the module. This will improve the efficiency more at high input voltages.

**SGND (J6, J7, H6, H7):** Signal Ground Pin. Return ground path for all analog and low power circuitry. Tie a single connection to PGND in the application.

MODE/PLLIN (H8): Mode selection or external synchronization pin. Tying this pin high enables pulse-skipping mode. Tying this pin low enables force continuous operation. Floating this pin enables Burst Mode operation. A clock on the pin will force the controller into the continuous mode of operation and synchronize the internal oscillator. The suitable synchronizable frequency range is 250kHz to 780kHz subject to inductor ripple current limits described in the FREQ/PLLFLTR pin section. The external clock input high threshold is 1.6V, while the input low threshold is 1V.

**FREQ/PLLFLTR (J8):** Frequency Selection Pin. An internal lowpass filter is tied to this pin. The frequency can be selected from 250kHz to 780kHz by varying the DC voltage on this pin from OV to 2.4V. The nominal frequency

setting is 500kHz. Frequency selection can be modified as long as the inductor ripple current is less  ${\approx}40\%$  to 50% at the output current

$$I_{RIPPLE} = \frac{\frac{1}{FREQ} \left(1 - \frac{V_{OUT}}{V_{IN}}\right) V_{OUT}}{I}$$

Where FREQ is selected operating frequency and L is the inductor value. Leave this pin floating when external synchronization is used.

**TK/SS1**, **TK/SS2** (**K8**, **K5**): Output Voltage Tracking and Soft-Start Pins. Internal soft-start currents of 1.3µA charge the soft-start capacitors. See the Applications Information section to use the tracking function.

 $V_{FB1}$ ,  $V_{FB2}$  (K7, K6): The negative input of the error amplifier. Internally, this pin is connected to  $V_{OUT}$  with a 60.4k precision resistor. Different output voltages can be programmed with an additional resistor between  $V_{FB}$  and SGND pins. See the Applications Information section for details.

**COMP1**, **COMP2** (L7, L6): Current Control Threshold and Error Amplifier Compensation Point. The module has been internally compensated for most I/O ranges.


**PGOOD (H5):** Output Voltage Power Good Indicator. Open drain logic output that is pulled to ground when the output voltage is not within  $\pm 7.5\%$  of the regulation point.

**RUN1**, **RUN2** (**J9**, **J5**): Run Control Pins. 0.5μA pull-up currents on these pins turn on the module if these pins are floating. Forcing either of these pins below 1.2V will shut down the corresponding outputs. An additional 4.5μA pull-up current is added to this pin, once the RUN pin rises above 1.2V. Also, active control or pull-up resistors can be used to enable the RUN pin. The maximum voltage is 6V on these pins.

**SW1**, **SW2** (**H10**, **H3**): Switching Test Pins. These pins are provided externally to check the operation frequency.

LINEAR TECHNOLOGY

## SIMPLIFIED BLOCK DIAGRAM



\*USE EXTV\_CC FOR V\_IN  $\leq$  5.5V, OR TIE V\_IN AND EXTV\_CC TOGETHER FOR V\_IN  $\leq$  5.5V

Figure 1. Simplified LTM4619 Block Diagram

## **DECOUPLING REQUIREMENTS** $T_A = 25$ °C. Use Figure 1 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C <sub>IN</sub>	External Input Capacitor Requirement (V <sub>IN</sub> = 4.5V to 26.5V, V <sub>OUT1</sub> = 2.5V, V <sub>OUT2</sub> = 3.3V)	I <sub>OUT1</sub> = 4A, I <sub>OUT2</sub> = 4A	10			μF
C <sub>OUT1</sub>	External Output Capacitor Requirement (V <sub>IN</sub> = 4.5V to 26.5V, V <sub>OUT1</sub> = 2.5V, V <sub>OUT2</sub> = 3.3V)	I <sub>OUT1</sub> = 4A I <sub>OUT2</sub> = 4A		200 200		μF μF



#### **OPERATION**

The LTM4619 is a dual-output standalone non-isolated switching mode DC/DC power supply. It can deliver up to 4A (DC current) for each output with few external input and output capacitors. This module provides precisely regulated output voltages programmable via external resistors from 0.8VDC to 5.0VDC over 4.5V to 26.5V input voltages. The typical application schematic is shown in Figure 18.

The LTM4619 has integrated constant frequency current mode regulators and built-in power MOSFET devices with fast switching speed. The typical switching frequency is 780kHz. To reduce switching noise, the two outputs are interleaved with 180° phase internally and can be synchronized externally using the PLLIN pin.

With current mode control and internal feedback loop compensation, the LTM4619 module has sufficient stability margins and good transient performance with a wide range of output capacitors, even with all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limit and current foldback in a short-circuit condition.

Internal overvoltage and undervoltage comparators pull the open-drain PGOOD output low if the output feedback voltage exits a  $\pm 7.5\%$  window around the regulation point. The power good pin is disabled during start-up.

Pulling the RUN pin below 1.2V forces the controller into its shutdown state, by turning off both MOSFETs. The TK/SS pin is used for programming the output voltage ramp and voltage tracking during start-up. See the Applications Information section.

The LTM4619 is internally compensated to be stable over all operating conditions. LTpowerCAD<sup>TM</sup> is available for transient and stability analysis. The  $V_{FB}$  pin is used to program the output voltage with a single external resistor to ground. Multiphase operation can be easily employed with the synchronization.

High efficiency at light loads can be accomplished with selectable Burst Mode operation or pulse-skipping mode using the MODE pin. Efficiency graphs are provided for light load operations in the Typical Performance Characteristics section.

The typical LTM4619 application circuit is shown in Figure 18. External component selection is primarily determined by the maximum load current and output voltage.

#### **Output Voltage Programming**

The PWM controller has an internal 0.8V reference voltage. As shown in the block diagram, a 60.4k internal feedback resistor  $R_{FB}$  connects  $V_{OUT}$  to  $V_{FB}$  pin. The output voltage will default to 0.8V with no feedback resistor. Adding a resistor  $R_{SET}$  from  $V_{FB}$  pin to SGND programs the output voltage:

$$V_{OUT} = 0.8V \bullet \frac{60.4k + R_{SET}}{R_{SET}}$$

or equivalently

$$R_{SET} = \frac{60.4k}{\left(\frac{V_{OUT}}{0.8V} - 1\right)}$$

Table 1. Ver Resistor Table vs Various Output Voltages

				1 7				
V <sub>OUT</sub> (V)	0.8	1.2	1.5	1.8	2.5	3.3	5	
$R_{SET}$ (k $\Omega$ )	Open	121	68.1	48.7	28.0	19.1	11.5	

#### **Input Capacitors**

The LTM4619 module should be connected to a low AC-impedance DC source. Two 1.5 $\mu$ F input ceramic capacitors are included inside the module. Additional input capacitors are needed if a large load is required up to the 4A level. A 47 $\mu$ F to 100 $\mu$ F surface mount aluminum electrolytic bulk capacitor can be used for more input bulk capacitance. This bulk capacitor is only needed if the input source impedance is compromised by long inductive leads, traces or not enough source capacitance.

For a buck converter, the switching duty-cycle can be estimated as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Without considering the inductor current ripple, for each output, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{\eta} \bullet \sqrt{D \bullet (1-D)}$$

In the above equation,  $\eta$  is the estimated efficiency of the power module. The bulk capacitor can be a switcher-rated electrolytic aluminum capacitor, polymer capacitor for bulk input capacitance due to high inductance traces or leads. One  $10\mu F$  ceramic input capacitor is typically rated for 2A of RMS ripple current, so the RMS input current at the worst case for each output at 4A maximum current is about 2A. If a low inductance plane is used to power the device, then two  $10\mu F$  ceramic capacitors are enough for both outputs at 4A load and no external input bulk capacitor is required.

#### **Output Capacitors**

The LTM4619 is designed for low output voltage ripple noise. The bulk output capacitors defined as  $C_{OLIT}$  are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. C<sub>OUT</sub> can be the low ESR tantalum capacitor, the low ESR polymer capacitor or ceramic capacitor. The typical output capacitance range for each output is from 47µF to 220µF. Additional output filtering may be required by the system designer. If further reduction of output ripples or dynamic transient spikes is required, LTpowerCAD is available for stability analysis. Multiphase operation will reduce effective output ripple as a function of the number of phases. Application Note 77 discusses this noise reduction versus output ripple current cancellation, but the output capacitance should be considered carefully as a function of stability and transient response. LTpowerCAD calculates the output ripple reduction as the number of implemented phases increased by N times.



#### Mode Selections and Phase-Locked Loop

The LTM4619 can be enabled to enter high efficiency Burst Mode operation, constant-frequency pulse-skipping mode, or forced continuous conduction mode. To select the forced continuous operation, tie the MODE/PLLIN pin to a DC voltage below 0.8V. To select pulse-skipping mode of operation, tie the MODE/PLLIN pin to INTV $_{\rm CC}$ . To select Burst Mode operation, float the MODE/PLLIN pin.

#### **Frequency Synchronization**

A phase-lock loop is available on the LTM4619 to synchronize the internal clock to an external clock source connected on the MODE/PLLIN pin. The clock high level needs to be higher than 1.6V and the clock low level needs to be lower than 1V. The frequency programming voltage and or the programming voltage divider must be removed from the FREQ/PLLFLTR pin when synchronizing to an external clock. The FREQ/PLLFLTR pin has the required onboard PLL filter components for clock synchronization. The LTM will default to forced continuous mode while being clock synchronized. Channel 1 is synchronized to the rising edge on the external clock, and channel 2 is 180 degrees out-of-phase with the external clock.

#### **Frequency Selection**

The switching frequency of the LTM4619's controllers can be selected using the FREQ/PLLFLTR pin. If the MODE/ PLLIN pin is not being driven by an external clock source, the FREQ/PLLFLTR pin can be set from 0V to 2.4V to program the controller's operating frequency from 250kHz to 780kHz using a voltage divider to INTV $_{\rm CC}$  (see Figure 19). The typical frequency is 780kHz. If the output is too low or the minimum on-time is reached, the frequency needs to decrease to enlarge the turn-on time. Otherwise, a significant amount of cycle skipping can occur with correspondingly larger current and voltage ripple.

Refer to the figure of Output Voltage vs Minimum On-Time to choose a proper frequency.




Figure 2. Switching Frequency vs FREQ/PLLFLTR Pin Voltage

#### Soft-Start and Tracking

The LTM4619 has the ability to either soft-start by itself with a capacitor or track the output of another channel or external supply. When one particular channel is configured to soft-start by itself, a capacitor should be connected to its TK/SS pin. This channel is in the shutdown state if its RUN pin voltage is below 1.2V. Its TK/SS pin is actively pulled to ground in this shutdown state.

Once the RUN pin voltage is above 1.2V, the channel powers up. A soft-start current of 1.3µA then starts to charge its soft-start capacitor. Note that soft-start or tracking is achieved not by limiting the maximum output current of the controller but by controlling the output ramp voltage according to the ramp rate on the TK/SS pin. Current foldback is disabled during this phase to ensure smooth soft-start or tracking. The soft-start or tracking range is defined to be the voltage range from 0V to 0.8V on the TK/SS pin. The total soft-start time can be calculated as:

$$t_{SOFT\text{-START}} = \frac{0.8 \text{V} \cdot \text{C}_{SS}}{1.3 \text{uA}}$$

Output voltage tracking can be programmed externally using the TK/SS pin. The master channel is divided down with an external resistor divider that is the same as the slave channel's feedback divider to implement coincident tracking. The LTM4619 uses an accurate 60.4k resistor internally for the top feedback resistor. Figure 3 shows an example of coincident tracking. Figure 4 shows the output voltages with coincident tracking.

$$V_{SLAVE} = \left(1 + \frac{R1}{R2}\right) \cdot V_{TRACK}$$

 $V_{TRACK}$  is the track ramp applied to the slave's TK/SS2 pin.  $V_{TRACK}$  has a control range of OV to 0.8V. When the master's output is divided down with the same resistor values used to set the slave's output, then the slave will coincident track with the master until it reaches its final value. The master will continue to its final value from the slave's regulation point.

Ratiometric modes of tracking can be achieved by selecting different divider resistors values to change the output tracking ratio. The master output must be greater than the slave output for the tracking to work. Master and slave data inputs can be used to implement the correct resistors values for coincident or ratiometric tracking.




Figure 3. Example of Coincident Tracking




Figure 4. Coincident Tracking




Figure 5. Normalized Input RMS Ripple Current vs Duty Factor for One to Six Phases




Figure 6. Normalized Output Ripple Current vs Duty Cycle, DIr = V<sub>OUT</sub> T/L

LINEAR TECHNOLOGY

#### **Multiphase Operation**

Multiphase operation with multiple LTM4619 devices in parallel will lower the effective input RMS ripple current as well as the output ripple current due to the interleaving operation of the regulators. Figure 5 provides a ratio of input RMS ripple current to DC load current as a function of duty cycle and the number of paralleled phases. Choose the corresponding duty factor and the number of phases to get the correct ripple current value. For example, the 2-phase parallel for one LTM4619 design provides 8A at 2.5V output from a 12V input. The duty cycle is DC = 2.5V/12V = 0.21. The 2-phase curve has a ratio of  $\sim 0.25$  for a duty cycle of 0.21. This 0.25 ratio of RMS ripple current to a DC load current of 8A equals  $\sim 2A$  of input RMS ripple current for the external input capacitors.

The effective output ripple current is lowered with multiphase operations as well. Figure 6 provides a ratio of peak-to-peak output ripple current to the normalized output ripple current as a function of duty factor and the number of paralleled phases. Choose the corresponding duty factor and the number of phases to get the correct output ripple current ratio value. If a 2-phase operation is chosen at  $12V_{IN}$  to  $2.5V_{OUT}$  with a duty factor of 21%, then 0.6 is the ratio of the normalized output ripple current to inductor ripple DIr at the zero duty factor. This leads to  $\sim\!1.3A$  of the effective output ripple current  $\Delta I_L$  if the DIr is at 2.2A. Refer to Application Note 77 for a detailed explanation of the output ripple current reduction as a function of paralleled phases.

The output voltage ripple has two components that are related to the amount of bulk capacitance and effective series resistance (ESR) of the output bulk capacitance. Therefore, the output voltage ripple can be calculated with the known effective output ripple current. The equation:

 $\Delta V_{OUT(P-P)} \approx \Delta I_L/(8 \bullet f \bullet N \bullet C_{OUT}) + ESR \bullet \Delta I_L$ 

where f is frequency and N is the number of parallel phases.

#### **RUN Pin**

The RUN pins can be used to enable or sequence the particular regulator channel. The RUN pins have their own internal 0.5  $\mu$ A current source to pull up the pin to 1.2 V, and then the current increases to 4.5  $\mu$ A above 1.2 V. Careful consideration is needed to assure that board contamination or residue does not load down the 0.5  $\mu$ A pull-up current. Otherwise active control to these pins can be used to activate the regulators. A voltage divider can be used from V  $_{\text{IN}}$  to set an enable point that can be used as a UVLO feature for the regulator. The resistor divider needs to be low enough resistance to swamp out the pull-up current sources and not enable the device when not attended. See the Simplified Block Diagram.

#### **Power Good**

The PGOOD pin is connected to an open drain of an internal N-channel MOSFET. The MOSFET turns on and pulls the PGOOD pin low when either  $V_{FB}$  pin voltage is not within  $\pm 7.5\%$  of the 0.8V reference voltage. The PGOOD pin is also pulled low when either RUN pin is below 1.2V or when the LTM4619 is in the soft-start or tracking phase. When the  $V_{FB}$  pin voltage is within the  $\pm 7.5\%$  requirement, the MOSFET is turned off and the pin is allowed to be pulled up by an external resistor to a source of up to 6V. The PGOOD pin will flag power good immediately when both  $V_{FB}$  pins are within the  $\pm 7.5\%$  window. However, there is an internal  $17\mu s$  power bad mask when either  $V_{FB}$  goes out of the  $\pm 7.5\%$  window.



#### INTV<sub>CC</sub> and EXTV<sub>CC</sub>

The INTV<sub>CC</sub> is the internal 5V regulator that powers the LTM4619 internal circuitry and drives the power MOSFETs. The input voltage of the LTM4619 must be 6V or above for the INTV<sub>CC</sub> to regulate to the proper 5V level due to the internal LDO dropout from the input voltage. For applications that need to operate below 6V input, then the input voltage can be connected directly to the EXTV<sub>CC</sub> pin to bypass the LDO dropout concern, or an external 5V supply can be used to power the EXTV<sub>CC</sub> pin when the input voltage is at high end of the supply range to reduce power dissipation in the module. For example the dropout voltage for 24V input would be 24V - 5V = 19V. This 19V headroom then multiplied by the power MOSFET drive current of ~15mA would equal ~0.3W additional power dissipation. So utilizing an external 5V supply on the EXTV<sub>CC</sub> would improve design efficiency and reduce device temperature rise.

#### **Slope Compensation**

The module has already been internally compensated for all output voltages. LTpowerCAD is available for control loop optimization.

#### **Burst Mode Operation and Pulse-Skipping Mode**

The LTM4619 regulator can be placed into high efficiency power saving modes at light load condition to conserve power. The Burst Mode operation can be selected by floating the MODE/PLLIN pin, and pulse-skipping mode can be selected by pulling the MODE/PLLIN pin to INTV<sub>CC</sub>. Burst Mode operation offers the best efficiency at light load, but output ripple will be higher and lower frequency ranges are capable which can interfere with some systems. Pulse-skipping mode efficiency is not as good as Burst Mode operation, but this mode only skips pulses to save efficiency and maintains a lower output ripple and a higher switching frequency. Burst Mode operation and pulse-skipping mode efficiencies can be reviewed in graph supplied in the Typical Performance Characteristics section.

## Fault Conditions: Current Limit and Overcurrent Foldback

The LTM4619 has a current mode controller, which inherently limits the cycle-by-cycle inductor current not only in steady-state operation, but also in transient.

To further limit current in the event of an overload condition, the LTM4619 provides foldback current limiting. If the output voltage falls by more than 50%, then the maximum output current is progressively lowered to one-third of its full current limit value. Foldback current limiting is disabled during the soft-start and tracking up.

#### **Thermal Considerations and Output Current Derating**

In different applications, the LTM4619 operates in a variety of thermal environments. The maximum output current is limited by the environmental thermal condition. Sufficient cooling should be provided to ensure reliable operation. When the cooling is limited, proper output current derating is necessary, considering the ambient temperature, airflow, input/output conditions, and the need for increased reliability.

Two outputs of LTM4619 are paralleled to get high output current for derating curve tests. The power loss curves in Figures 7 and 8 can be used in coordination with the load current derating curves in Figures 9 to 16 for calculating an approximate  $\theta_{JA}$  for the module with various cooling methods. Application Note 103 provides a detailed explanation of the analysis for the thermal models and the derating curves. Tables 2 and 3 provide a summary of the equivalent  $\theta_{JA}$  for the noted conditions. These equivalent  $\theta_{JA}$  parameters are correlated to the measured values, and are improved with airflow. The junction temperature is maintained at 125°C or below for the derating curves.

#### **Safety Considerations**

The LTM4619 modules do not provide isolation from  $V_{IN}$  to  $V_{OUT}$ . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

LINEAR TECHNOLOGY

Table 2. 1.5V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEATSINK	Θ <sub>JA</sub> (°C/W)
Figures 9, 11	6, 12	Figure 7	0	none	12.8
Figures 9, 11	6, 12	Figure 7	200	none	9.0
Figures 9, 11	6, 12	Figure 7	400	none	8.0
Figures 10, 12	6, 12	Figure 7	0	BGA Heatsink	11.9
Figures 10, 12	6, 12	Figure 7	200	BGA Heatsink	8.4
Figures 10, 12	6, 12	Figure 7	400	BGA Heatsink	7.4

Table 3. 3.3V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEATSINK	⊖ <sub>JA</sub> (°C/W)
Figures 13, 15	12, 24	Figure 8	0	none	13.4
Figures 13, 15	12, 24	Figure 8	Figure 8 200		9.6
Figures 13, 15	12, 24	Figure 8	400	none	8.5
Figures 14, 16	12, 24	Figure 8	0	BGA Heatsink	12.5
Figures 14, 16	12, 24	Figure 8	200	BGA Heatsink	8.9
Figures 14, 16	12, 24	Figure 8	400	BGA Heatsink	7.9

HEATSINK MANUFACTURER	PART NUMBER	WEBSITE
Aavid Thermalloy	375424B00034G	www.aavid.com




Figure 7. Power Loss at 1.5V Output




Figure 8. Power Loss at 3.3V Output






Figure 9.  $6\ensuremath{V_{IN}}$  to  $1.5\ensuremath{V_{OUT}}$  without Heat Sink




Figure 10. 6V<sub>IN</sub> to 1.5V<sub>OUT</sub> with Heat Sink




Figure 11. 12  $V_{IN}$  to 1.5  $V_{OUT}$  without Heat Sink




Figure 12. 12V<sub>IN</sub> to 1.5V<sub>OUT</sub> with Heat Sink




Figure 13. 12  $V_{\mbox{\scriptsize IN}}$  to  $3.3 V_{\mbox{\scriptsize OUT}}$  without Heat Sink




Figure 14.  $12\mbox{V}_{\mbox{\scriptsize IN}}$  to  $3.3\mbox{V}_{\mbox{\scriptsize OUT}}$  with Heat Sink




Figure 15.  $24\mbox{V}_{\mbox{\scriptsize IN}}$  to  $3.3\mbox{V}_{\mbox{\scriptsize OUT}}$  without Heat Sink




Figure 16.  $24V_{IN}$  to  $3.3V_{OUT}$  with Heat Sink

4619fa

#### Layout Checklist/Example

The high integration of LTM4619 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current path, including V<sub>IN</sub>, PGND, V<sub>OUT1</sub> and V<sub>OUT2</sub>. It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V<sub>IN</sub>, PGND and V<sub>OUT</sub> pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.

- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnections between top layer and other power layers.
- Do not put vias directly on the pad.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to PGND underneath the unit.
- Decouple the input and output grounds to lower the output ripple noise. Refer to Figure 17.

Figure 17 gives a good example of the recommended layout.




Figure 17. Recommended PCB Layout






Figure 18. Typical 4.5V to 26.5V Input, 5V and 3.3V Outputs at 4A Design




Figure 19. Typical 4.5V to 26.5V Input, 1.2V and 1.5V Outputs at 4A Design with Adjusted Frequency at 500kHz




Figure 20. Output Paralleled LTM4619 Module for 5V Output at 8A Design




Figure 21. 4-Phase, Four Outputs (5V, 3.3V, 2.5V and 1.8V) with Tracking


## PACKAGE DESCRIPTION

## Pin Assignment Table 4 (Arranged by Pin Function)


PI	N NAME	_	PIN I	NAME	-		PIN NAME	-	PIN	NAME
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12	VOUT2 VOUT2 VOUT2 GND GND GND GND GND GND GND VOUT1 VOUT1 VOUT1	0 0 0 0 0 0 0 0	01 02 03 04 05 06 07 78 8 99 010 0111	VOUT2 VOUT2 VOUT2 GND GND GND GND GND GND GND VOUT1 VOUT1	-	G1 G2 G3 G4 G5 G6 G7 G8 G9 G10 G11 G12	GND GND GND GND GND GND GND GND GND GND	-	K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 K12	VIN VIN VIN VIN TK2 VFB2 VFB1 TK1 VIN VIN VIN VIN
B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12	VOUT2 VOUT2 VOUT2 VOUT2 GND GND GND GND GND GND VOUT1 VOUT1 VOUT1	E E E E E E	1 2 3 4 5 6 7 8 9 10 11	GND GND GND GND GND GND GND GND GND GND		H1 H2 H3 H4 H5 H6 H7 H8 H9 H10 H11 H12	GND GND SW2 GND PGOOD SGND SGND MODE/PLLIN GND SW1 GND GND	_	L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11 L12	VIN VIN VIN VIN VIN COMP2 COMP1 VIN VIN VIN VIN VIN VIN VIN
C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12	VOUT2 VOUT2 VOUT2 GND GND GND GND GND GND GND VOUT1 VOUT1	F F F F F F F	2 3 4 5 6 7	GND GND GND GND INTV <sub>CC</sub> GND GND GND GND GND GND GND		J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12	VIN VIN VIN EXTV <sub>CC</sub> RUN2 SGND SGND FREQ/PLLFLTR RUN1 VIN VIN	_	M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12	VIN

#### PACKAGE DESCRIPTION

LGA Package 144-Lead (15mm  $\times$  15mm  $\times$  2.82mm) (Reference LTC DWG # 05-08-1816)



#### PACKAGE PHOTOGRAPH



## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTM4614	Dual, 4A, Low V <sub>IN</sub> , DC/DC μModule Regulator	$2.375V \le V_{IN} \le 5.5V$ , $0.8V \le V_{OUT} \le 5V$ , $15mm \times 15mm \times 2.8mm$ LGA
LTM4615	Triple, Low V <sub>IN</sub> , DC/DC μModule Regulator	Two 4A Outputs and One 1.5A, 15mm × 15mm × 2.8mm LGA
LTM4616	Dual, 8A, Low V <sub>IN</sub> , DC/DC μModule Regulator	$2.7V \le V_{IN} \le 5.5V$ , $0.6V \le V_{OUT} \le 5V$ , $15mm \times 15mm \times 2.8mm$ LGA
LTM4628	Dual, 8A, 26V, DC/DC μModule Regulator	$4.5V \le V_{IN} \le 28.5V$ , $0.6V \le V_{OUT} \le 5.5V$ , Remote Sense Amplifier, Internal Temperature Sensing Diode Output, $15mm \times 15mm \times 4.3mm$ LGA