

# PMGD8000LN

Dual  $\mu TrenchMOS^{\intercal M}$  logic level FET

Rev. 01 — 27 February 2003

**Product data** 

## 1. Description

Dual N-channel enhancement mode field-effect transistor in a plastic package using  $\mathsf{TrenchMOS^{TM}}$  technology.

Product availability:

PMGD8000LN in SOT363 (SC-88).

#### 2. Features

- TrenchMOS<sup>™</sup> technology
- Very fast switching
- Logic level compatible
- Subminiature surface mount package.

## 3. Applications

- Battery management
- High-speed switch
- Low power DC-to-DC converter.

# 4. Pinning information

Table 1: Pinning - SOT363 (SC-88), simplified outline and symbol

Pin	Description	Simplified outline	Symbol
1	source (s1)	0 5 4	
2	gate (g1)	6 5 4 	d <sub>1</sub> d <sub>2</sub>
3	drain (d2)		
4	source (s2)	0	
5	gate (g2)		s <sub>1</sub> g <sub>1</sub> s <sub>2</sub> g <sub>2</sub>
6	drain (d1)	<b>1 2 3</b> Top view <i>MSA370</i>	MSD901
		SOT363 (SC-88)	





## 5. Quick reference data

Table 2: Quick reference data


Symbol	Parameter	Conditions	Тур	Max	Unit
$V_{DS}$	drain-source voltage (DC)	25 °C ≤ T <sub>j</sub> 150 °C	-	30	V
$I_D$	drain current (DC)	$T_{amb} = 25  ^{\circ}C;  V_{GS} = 4  V$	-	125	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C	-	0.2	W
Tj	junction temperature		-	150	°C
$R_{DSon}$	drain-source on-state resistance	$V_{GS} = 4 \text{ V}; I_D = 10 \text{ mA}$	1.8	8	Ω
		V <sub>GS</sub> = 2.5 V; I <sub>D</sub> = 1 mA	2.9	13	Ω

# 6. Limiting values

#### Table 3: Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit		
$V_{DS}$	drain-source voltage (DC)	25 °C ≤ T <sub>j</sub> 150 °C	-	30	V		
$V_{GS}$	gate-source voltage (DC)		-	±15	V		
$I_D$	drain current (DC)	$T_{amb}$ = 25 °C; $V_{GS}$ = 4 V; Figure 2 and 3	-	125	mA		
		T <sub>amb</sub> = 70 °C; V <sub>GS</sub> = 4 V; Figure 2	-	100	mA		
$I_{DM}$	peak drain current	$T_{amb}$ = 25 °C; pulsed; $t_p \le 10 \mu s$ ; Figure 3	-	250	mA		
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C; Figure 1	-	0.2	W		
T <sub>stg</sub>	storage temperature		<b>-55</b>	+150	°C		
Tj	junction temperature		<b>-55</b>	+150	°C		
Source-drain diode							
I <sub>S</sub>	source (diode forward) current (DC)	$T_{amb} = 25  ^{\circ}C$	-	125	mA		




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of ambient temperature.



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of ambient temperature.



 $T_{amb}$  = 25 °C;  $I_{DM}$  is single pulse;  $V_{GS}$  = 4 V.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

## 7. Thermal characteristics

**Table 4: Thermal characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	minimum footprint; mounted on a PCB; vertical in still air	-	-	625	K/W

## 7.1 Transient thermal impedance





Fig 4. Transient thermal impedance from junction to ambient as a function of pulse duration.

## 8. Characteristics

**Table 5: Characteristics** 


 $T_i = 25 \,^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	naracteristics					
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = 0 V$	30	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 100 \mu A$ ; $V_{DS} = V_{GS}$ ; Figure 9	8.0	-	1.5	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 30 V; V <sub>GS</sub> = 0 V				
		T <sub>j</sub> = 25 °C	-	0.01	1.0	μΑ
		T <sub>j</sub> = 55 °C	-	-	10	μΑ
I <sub>GSS</sub>	gate-source leakage current	$V_{GS} = \pm 10 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nΑ
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 4 \text{ V}$ ; $I_D = 10 \text{ mA}$ ; Figure 7 and 8				
		T <sub>j</sub> = 25 °C	-	1.8	8	Ω
		T <sub>j</sub> = 150 °C	-	2.9	12.8	Ω
		$V_{GS} = 2.5 \text{ V}; I_D = 1 \text{ mA}; Figure 7 and 8$				
		T <sub>j</sub> = 25 °C	-	2.9	13	Ω
		T <sub>j</sub> = 150 °C	-	4.6	21	Ω
Dynamic	c characteristics					
Q <sub>g(tot)</sub>	total gate charge	$V_{DD} = 10 \text{ V}; V_{GS} = 4.5 \text{ V}; I_D = 0.1 \text{ A}; Figure 13$		350	-	рС
$Q_{gs}$	gate-source charge		-	60	-	рС
$Q_{gd}$	gate-drain (Miller) charge		-	120	-	рС
C <sub>iss</sub>	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 5 \text{ V}; f = 1 \text{ MHz}; Figure 11$	-	18.5	-	рF
$C_{oss}$	output capacitance		-	12.5	-	рF
$C_{rss}$	reverse transfer capacitance		-	9	-	рF
t <sub>d(on)</sub>	turn-on delay time	$V_{DD}$ = 3 V; $R_L$ = 100 $\Omega$ ; $V_{GS}$ = 4.5 V; $R_G$ = 6 $\Omega$	-	10	-	ns
t <sub>r</sub>	rise time	_		7	-	ns
t <sub>d(off)</sub>	turn-off delay time			15	-	ns
t <sub>f</sub>	fall time		-	7	-	ns
Source-	drain diode					
$V_{SD}$	source-drain (diode forward) voltage	I <sub>S</sub> = 0.1 A; V <sub>GS</sub> = 0 V; Figure 12	-	0.77	1.35	V




T<sub>i</sub> = 25 °C

Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.




 $T_i$  = 25 °C and 150 °C;  $V_{DS} > I_D \times R_{DSon}$ 

Fig 6. Transfer characteristics: drain current as a function of gate-source voltage; typical values.




T<sub>j</sub> = 25 °C

Fig 7. Drain-source on-state resistance as a function of drain current; typical values.




 $a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$ 

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.




 $I_D = 100 \ \mu A; \ V_{DS} = V_{GS}$ 

Fig 9. Gate-source threshold voltage as a function of junction temperature.




 $T_i = 25 \,^{\circ}C; \, V_{DS} = 5 \,^{\circ}V$ 

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




 $V_{GS} = 0 V$ ; f = 1 MHz

Fig 11. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.



 $T_i$  = 25 °C and 150 °C;  $V_{GS}$  = 0 V

Fig 12. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.



 $I_D = 100 \text{ mA}; V_{DD} = 10 \text{ V}$ 

Fig 13. Gate-source voltage as a function of gate charge; typical values.

# 9. Package outline

Plastic surface mounted package; 6 leads

**SOT363** 




Fig 14. SOT363 (SC-88).

SOT363

97-02-28

 $\bigcirc$ 

SC-88



# 10. Revision history

#### **Table 6: Revision history**

Rev	Date	CPCN	Description
01	20030227	-	Product data (9397 750 10939)

#### 11. Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2][3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### 12. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### 13. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### 14. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

## **Contact information**

For additional information, please visit http://www.semiconductors.philips.com.
For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

# PMGD8000LN

#### **Dual** μ**TrenchMOS™ logic level FET**

#### **Contents**

1	Description
2	Features
3	Applications
4	Pinning information
5	Quick reference data
6	Limiting values
7	Thermal characteristics
7.1	Transient thermal impedance
8	Characteristics
9	Package outline
10	Revision history
11	Data sheet status 1
12	Definitions
13	Disclaimers
14	Trademarks 11

# © Koninklijke Philips Electronics N.V. 2003. Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Document order number: 9397 750 10939

Date of release: 27 February 2003

